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Abstract 
Information and Communication Technologies (ICT) enjoys a reputation as a 
green technology by reducing the cost of information and service delivery and 
promoting such activities as teleworking, online conferences and training which 
reduce the need for workers to utilise air and road transport. The massive growth of 
the internet and the ubiquitous nature of internet enabled devices have raised the level 
of concern about the ICT sector energy consumption. 
Utilisation of the transmission links between network devices is a focus for 
energy conservation. Improving link utilisation and reducing energy use during idle 
periods are topics for current research. Reducing the energy required to operate 
network devices such as switches, routers and concentrators is a key goal in the quest 
to make the network more energy efficient. Power management mechanisms that 
control and manage traffic flows and link operating states can lead to energy efficient 
network device and link operations and thereby improve the overall energy efficiency 
of the worldwide digital network. The trade-off between power management and 
performance is an important aspect of this research and an investigation has been 
carried out to identify energy savings that have a minimal effect on performance. A 
focus on identifying Quality of Service requirements for traffic streams in a 
differentiated service environment provides an approach that has led to a traffic 
priority transmission process that conserves energy. 
The power management mechanisms introduced in this thesis propose traffic 
management based on traffic class, the link states being managed based on buffer 
utilisation and links being put into low power modes. By utilizing link interfaces 
(intermediary buffers) to facilitate device component burst operation (including the 
device link processor, storage and other links component) it was found that 
performance was improved whilst reducing power utilization. 
This thesis addresses energy consumption in Ethernet Access Networks, 
investigates and validates existing models and proposes a novel method to improve the 
energy efficient operation of Ethernet links that incorporates prioritized traffic 
management.  
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1 Introduction 
It is estimated that the global CO2 emissions of ICT equipment (including PCs, 
printers, network devices etc) was about 2% of the estimated total emissions. 
Australian Government's Secretaries' ICT governance board (SIGB) approved the 
Australian government sustainability plan 2010-2015, to focus on managing energy 
consumption.  
ICT is responsible for nearly 2.7 % of Australia's total carbon emissions. More 
significantly it is directly responsible for more than 7 % of all electricity generated. 
ICT generates CO2 indirectly by using electric power from fossil based fuels (in the 
US 50% of the electricity generated comes from burning coal), that leads to CO2 
emissions.  
Figure 1-1 shows the percentage distribution of ICT Carbon Footprint in 
Australia by devices. Maximum Carbon Footprint is of Data Centre Environment 
(18.8%) followed by PC‟s (15.8%), Printers and Imaging Equipment (15.7%), Servers 
(14.7%) and minimum Carbon Footprint is of Mobile Devices(1.0%) followed by Data 
Centre storage(1.5%), Landline Telephone Equipment (1.7%). 
ICT consumes about 35 - 50% of the total energy consumption at an academic 
institution. In the past major focus of the ICT was on cost and speed. But recent trends 
as rising costs of electricity, depleting fossil fuels, resource constraints, and rising 
green house gas emissions (CO2) have started to shift the focus towards energy 
efficiency in ICT sector. 
Studies done by researchers at the Rice University, Houston, USA (Bronk et 
al., 2010) concluded that CO2 emissions related to personal computers accounted for 
48% of the total global ICT emissions in 2009. Energy consumption of Italy's 
telecommunication network came close to 1% of the total Italian energy demand and 
experienced a sharp increase of 7-12% from previous years. 
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Figure 1-1 ICT Carbon footprint in Australia - device category (Graeme Philipson et al., 
2010)  
Figure 1-2 shows the ratio of Embodied carbon and Footprint from use for year 
2003 and 2007. Also for year 2020 values are calculated. 
 
Figure 1-2 SMART-2020 The Global ICT footprint (Webb, 2008) 
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In 2007, a report from the ministry of internal communications in Japan 
revealed network equipments and devices consume about 4% of the total electricity 
generated, and increase by 20%. In India, the predicted rise in the energy consumption 
is to 30% by 2014. The advent of fourth generation (4G) networks is estimated to 
increase the energy consumption further by 3 times by 2020. 
Energy consumption of the internet has been termed to be very high amongst 
various quarters recently, and since it is only going to grow with time, this has been 
the cause of concern. The energy cost of the internet is high because the networking 
equipments are powered on 24/7, even when idle. Networking equipment unlike 
monitors and other computing devices do not go into various energy saving states 
while idle. Since, for a network design, minimizing latency and maximizing the 
network throughput are the primary driving factors.  
Figure 1-3 below displays the global footprint based on subsectors Telecoms 
infrastructure, Data Centres and PC‟s, peripherals and printers for year 2002, 2007. 
Also values for year 2020 are calculated. 
 
Figure 1-3 SMART 2020 – The Global footprint by subsector (Webb, 2008) 
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wireless networks and in sensor networks has been studied extensively, and some of 
the solution is applicable to the problem stated here. Jones et al (Jones et al., 2001) 
provide a review of the different techniques is various protocol levels.  
Fig. 1-4 below displays ICT Carbon Footprint in Australia by Industry Sector. 
Telecoms Network Infrastructure has the highest Footprint percentage of 8.58, while 
agriculture, fishery and forestry have the lowest footprint of 0.66 percent.  
 
Figure 1-4 Enterprise ICT Carbon Footprint in Australia by Industry Sector (% of total 
emissions) (Graeme Philipson et al., 2010) 
One approach is to put the radios into sleep states for long enough, while 
simultaneously ensuring network connectivity. Algorithms for both the MAC layer 
and the network layer have been developed. The key approach at the network layer is 
to perform the route selection such that large number of nodes is allowed to sleep. To 
ensure fair distribution of the power usage, the set of nodes changes over time. Such a 
mechanism can be used to aggregate packets along few routes, and thus ensuring idle 
devices to sleep during inactive periods.  
It appears that the most optimal way of energy conservation in the internet, is 
by putting nodes into sleep. However, for algorithms to be able to implement sleep 
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(i) the hardware should be modifiable to support the software-enabled 
sleeping,  
(ii) routing protocols should be modifiable to allow the energy 
consumption via load aggregation,  
(iii) Internet topology needs to be amendable to allow for the load 
aggregation and sleep states. 
For energy savings in general, we need to put some or all of the components of 
equipment in sleep states, or clock the hardware slower. Of the different components 
of a computer which can be put into sleep, most memory today can enter into power 
saving states. So, using this form of memory will enable power saving states. Apart 
from memory components, putting remaining components of the equipment into sleep 
or clocking the hardware slower will have significant energy savings. 
Putting some or all of the components into sleep; raises these questions: 
(i) For what duration, can these components sleep? 
(ii) How is the decision for sleep taken? 
While waking up a sleeping device, there is usually a spike in the energy 
drawn. Thus for effective power savings the duration of the sleep should be long 
enough to offset for the power spike, drawn due to this transition. For a device which 
takes x micro sec to wake up, the sleep period must be greater than that. The duration 
of the sleep time is dependent on, whether the sleep time is coordinated or 
uncoordinated. When the sleep time is uncoordinated, the decision to sleep is dictated 
by the needs of the protocol, for instance in case of the OSPF, the sleep duration is 
dictated by the transmission of periodic hello messages. 
 When the sleep times are co-ordinated, and if the internet protocols are 
modified to support sleeping, then the sleep duration can be longer.  
 How to decide, when to sleep? For an uncoordinated sleep decision, the 
traffic on all the interfaces needs to be monitored and based on the inter-
packet arrival times, the devices can be put to sleep.  
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When the estimate is too long, i.e. the packet arrives at an interval when the 
interface is asleep, then the arriving packet wakes up the device and the future sleep 
times are recalculated.  
The importance of power consumption reduction is gaining prominence in 
computer systems design increasingly. Power reduction benefits both server powered 
and battery operated systems. 
Power reduction is helpful, both from a computational perspective and from a 
cooling perspective. With the decrease in the power consumption of server systems, 
the heat-related malfunctioning and associated reliability problems also decreases. 
Power management techniques involve switching the devices to low power 
modes. In order to serve the requests, the device can switch back to an active mode, 
from the low power modes. There are multiple low power modes that any device can 
support, with different processing rates. 
A hard disk can operate multiple speeds. An underutilized device can be 
slowed down and an idle device can be turned off, in order to save power.While power 
can be saved by switching the devices to low power modes, the mode transition 
consumes energy, and can result in additional delays. So, in order to save power the 
power management techniques have to take this into consideration, i.e., the extra 
energy consumed due to the mode transition is compensated for, by slowing down the 
devices, or my switching them off. 
1.1 Scope 
 It is estimated that the global CO2 emissions due to ICT equipment is 2% 
worldwide and is expected to double to 4% by 2020 due to the massive growth of 
internet enabled technologies. Hence energy savings in the ICT sector has gained 
considerable attention. Although the energy consumption is rising, the network 
interfaces within the access networks remain under utilized. Hence there is an 
opportunity for energy savings by dynamic power management of the available 
infrastructure. While energy saving is vital, a system should also be capable of 
operating within the quality of service constraints as is specified for any flow. So, 
power management and performance must be equitably traded, in order to ensure the 
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stable operation of any system. As part of our research we have tried to address the 
following research questions: 
 How to make a co-ordinated sleep decision for a Network interface 
card, based on the arrival traffic pattern? 
 How do we estimate the duration for which the devices can be put to 
sleep, and what might cause it to transit back to the active state? 
 In order to prevent the service quality degradation, what additional 
parameters do we need to include for dynamic power management 
schemes.  
 
1.2 Purpose 
The purpose of the thesis is described as follows: 
 To develop an independent simulation model for IEEE 803.2az Energy 
Efficient Ethernet Standards with Active and Idle modes of operations.  
 To design and simulate a traffic source generator with exponentially 
distributed inter-arrival periods, and forecast the duration of the next 
idle periods, based in the distribution of packet arrivals.  
 To extend the simulation of Dynamic power management in Access 
networks with the inclusion of prioritized traffic, which changes the 
duration of low power modes.  
 To create a scenario for validation of queue scheduling algorithms 
using Opnet modeller for FTP, HTTP, Voice and Video traffic.  
 To compare the performances of the various queue scheduling 
mechanisms as FIFO, Fair Queuing, Priority Queuing, Weighted Fair 
Queuing and Deficit Weighted Round Robin using Opnet Modeller.  
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 To create a model for determining the optimum speeds of operation for 
a hard disk and processor, with an intermediary buffer, to enable 
dynamic power savings.  
 
1.3 Publications 
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1.4 Thesis Contribution 
1. Energy Efficiency Model and Dynamic Power Scaling for Access 
Networks with scheme for ensuring priority traffic scheduling.  
2. Prioritization and QoS scheme forr FTP, HTTP, VoIP, and Video 
traffic scheduler.  
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3. Buffer based Energy Efficiency and Dynamic Power management 
scheme. 
1.5 Questions Addressed 
1. Is it possible to save power at the network interface based on the 
frequency of the packet inter-arrivals? 
2. How do we utilize the random and infrequent idle periods between 
traffic arrivals for energy savings? 
3. If a device is to be kept on low power modes, how long can the 
duration of the idle period be, to save energy? 
4. Considering the spike in transitional power consumption, what are 
the major parameters to ensure profitable power savings? 
5. Can we exploit the variability, or the difference in the speeds of 
operation between two communicating devices as processor and hard 
disk, in order to save power?  
6. What should be the limiting duration of the low power mode be, to 
ensure that the service quality is adhered to, or the delay is within 
bounds? 
1.6 Organization of the Thesis  
The remainder of the thesis is organized as follows:- 
1. Chapter 2 discusses in detail factors associated with the energy 
consumption in Ethernet access networks, the opportunities for 
energy savings, and principles of dynamic power scaling. This 
chapter also presents an overview of Quality of Service and 
Prioritization, with special emphasis on the various queue 
scheduling disciplines associated with packet transmission. The 
general model of Buffer based Dynamic Power management is also 
discussed.  
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2. Chapter 3 presents the Objectives of the research, the research 
limitations and the assumptions made over the period of research.  
3. Chapter 4 presents the work carried out within our research in the 
area of implementating the priority scheme in Ethernet Access 
Networks with the goal of Energy Efficiency. This chapter also 
discusses the analytical modelling of dynamic power management 
techniques based on buffer insertion between interacting devices in 
an Ethernet LAN. A case study is discussed taking the examples of 
processor and hard disk. , 
4. Chapter 5 illustrates the simulation results and discussions related to 
the energy saving and prioritization models.  
5. Chapter 6 concludes the thesis, and also presents the outcomes of 
the research; a journal publication and conference proceedings.  
6. Chapter 7 discusses the future opportunities of research in regards to 
prioritization and dynamic power management.   
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2 Background 
Prior to the 21st century, energy consumption of the internet was not a cause of 
concern, since the global deployment of internet was negligible and hence energy 
consumption was almost negligible. Before 2003, research related to the energy 
consumption of network devices was centred around VLSI levels for the components of 
hardware interfaces as microprocessor and switching fabric, however energy 
consumption for the network as a whole was unexplored.  
Huber (Huber and Mills, 1999) proposed the opinion of the high energy 
consumption of the internet in 1999. The equivalent of transferring 1 MB of data over 
the Internet was burning 1 lbs of coal. Gupta et al. showed that, while the absolute values 
of energy consumption of individual devices are low, the net aggregated energy 
consumption is too high to be neglected any more. The summary study suggested that, 
the net energy consumption of the Hubs, LANS and Switched is 6.05 TWh (Gupta and 
Singh, 2007b) in 2000. However, the reasons for considering energy consumption 
reduction are good enough.  
The approaches towards the energy reduction of wired networks can be classified 
into two main categories as follows: 
 Sleep and Wake up; in which some or all of the components of a device is 
put to low power or sleep mode to save energy.  
 Rate Adaptation; in which the device is operated at a lower speed in order 
to consume less energy.  
2.1 Potential for Energy Savings 
Bruce Nordman, staff scientist at Lawlence Nerkley National Laboratory, 
published his findings in (Gunaratne et al., 2005), and the estimates presented here are 
based on his work.  
The usage of a PC is divided into five segments: high-traffic on, low-traffic on, 
possible-sleep, sleep and off. Adaptive link rate (ALR) affects the possible-sleep time 
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and low-traffic segments. The following assumptions are made while deriving the 
figures.  
1. PCs are continuously powered-on 50% of the time, and are potentially power 
managed and in a low power sleep state 75% of the time.  
2. Estimates suggest that 80% of the in-use is low traffic time where Low Ethernet 
link data rates can be used with no performance impact.  
3. The assumption for average electricity price is 7.2 cents/kWh here. 
Table 2-1 Energy savings assumptions and potentials (Gunaratne, 2006) 
Parameter Value 
PC Power On(W) 60.0 
Sleep (W) with low powered links enabled 5.0 
Savings Sleep Savings (W) 55.0 
Low Power Link Savings (W)  4.0 
Average PC – operating time 
Off (%) 37.5 
On – high traffic plus low traffic (%) 17.5 
                High Traffic (%) 3.5 
                Low Traffic (%)  14.0 
Possible Sleep (%) 45.0 
Savings From links From PCs 
% of yr 59.0 45.0 
Hours/yr 5170.0 3940.0 
kWh/yr 21.0 217.0 
$/yr per PC 1.5 5.6 
US savings ($ billion/yr)  0.24 2.5 
2.2 Sleep and Wakeup 
The possibility of putting a LAN switch to sleep during inactive periods or during 
periods of low activity is investigated by Gupta et al. (Gupta et al., 2004). Their proposal 
for putting the links to sleep during inactive periods was motivated by the fact that, there 
were significant amount of inactive periods within the traffic traces that they had 
collected for a LAN. Estimation is done on the next inactive period and if the period 
shows a sleep opportunity, then the link goes to sleep till the next packet arrival occurs.  
Gupta et al. (Gupta and Singh, 2003) have proposed a method of improvement 
over the hardware assisted buffer sleep (HABS) mechanism by a mechanism of 
determining the timing of turning on and off the links of an Ethernet LAN switch, when 
  13 
the timer exceeds a certain threshold. Based on their method, 28 to 84% of energy 
savings is possible by this mechanism while additional packet delay and loss is observed 
especially when the traffic is highly bursty.  
Tamura et al. (Tamura et al., 2007) have studied the frequency of changing 
modes and proposed that the in-rush current due to the frequent shifts will destroy the 
circuitry and must be avoided to keep the device safe. Hence they have introduced an 
Extra Active Period (EAP) where the network interface does not enter a sleep period 
even when the buffer is empty, and the wait continue till one extra period and upon 
finding the buffer empty even then, it goes to sleep. Their algorithm was evaluated 
numerically and anlytically by using M/M/1 and IPP/m//1 queuing models with Poisson 
traffic on the link.  
A similar approach to Gupta et al.'s was proposed by Ananthanarayanan et al. 
(Ananthanarayanan and Katz, 2008), which takes advantage of the extended idle periods 
and eliminates the need for the ports to be on during idle periods. Their proposed method 
includes a prediction of the future traffic using Time Windows Prediction (TWP) where 
traffic traffic on each of the ports is observed within a sliding window of time. Upon 
finding the count of packet below a certain threshold, the port is powered down by the 
switch. Shadow ports act as the buffer for arriving packets while the ports are powered 
down. In their approach 30% of energy savings is reported.  
Rodriguez-Perez et al. (Rodríguez-Pérez et al., 2009) build their model on the 
On/Off algorithm of gupta et al. (Gupta et al., 2004) to remove two of its shortcomings. 
The sleeping decision is postponed if the buffer is not completely empty, while the 
On/Off algorithm decides to sleep. Rather the algorithm waits till the buffer is 
completely empty to determine the sleeping period. As opposed to the On/Off model, 
they fix the second shortcoming, by not trying to maximize the total sleeping time. The 
decision to enter the sleep state is determined by the factor of, whether the calculated 
sleep duration will compensate for the cost to wakeup again. If found, not 'worthy' of a 
sleep state the link is kept active and idle than putting it on sleep. Their suggested 
method proposes to improve both on the average delay and the energy savings compared 
to On/Off algorithm. The degree of packet loss is found to be slightly higher, compared 
to other methods.  
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Nedevschi et al. (Nedevschi et al., 2008) proposed the Buffer-and-Burst (B&B) 
method which shapes the traffic at the network edge routers to enable some of the routers 
within the network to sleep. All the edge routers shape the traffic into small bursts in this 
method. The bursts are transmitted simultaneously to the ingress routers which would be 
able to process the incoming burst with one sleep and wake transition. All the edge 
routers are expected to synchronize at the time of their burst transmissions. And since 
this is practically infeasible, the method devised is for the edge routers to send its burst at 
once as a single "train of bursts". Hence the bursts disperse as they get further from the 
originating edge router. Overall energy saving in the network of upto 80% was showed 
in the B&B method. 
Christensen et al. (Blanquicet and Christensen, 2008) introduced the approach of 
periodically paused switched ethernet by the name Pause power cycle. PPSE mechanism 
is build upon pause notification message to all the links connected to the switch which 
forces them not to send any traffic for a specified period of time, and then power them 
down, based on a timer. When the timer expires, the sleep state exits, and normal activity 
is resumed for a pre-scheduled time and the procedure repeats.  
Dynamic Ethernet Link Shutdown (DELS) is a method proposed by Gupta et al. 
(Gupta and Singh, 2007a) which devises a mechanism for sleep and wake up for 
Ethernet links. In their method, the decision of putting to the link to sleep or not is based 
on the number of buffered packets within the transmission queue, and the mean inter-
arrival time of the packets. The length of the sleep time is computed considering the 
maximum sleep time and the maximum buffer size, when the link is found feasible for 
the purposes of sleep. When the sleep mode is over, the arriving packets to the link are 
buffered, and ready to be transmitted. For lightly loaded links this method provides 
significant energy savings of less than 5%, while it fails for higher loads. The delay rise 
as is caused by this method is of the order of less than 1 ms.  
Energy Efficient Ethernet (EEE) (IEEE, 2009), is another sleep and wakeup 
approach for Ethernet links. EEE in brief is a method to bring down the energy 
consumption of an Ethernet link closer to the link's utilization by putting it into low 
power modes. The low power modes continue while there are no packets to be 
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transmitted and it is quickly brought back to the active mode as soon as a packet arrival 
occurs.  
2.3 Rate Adaptation 
Adaptive Link Rate (ALR) method was proposed by B. Nordman and K. 
Christensen (Gunaratne et al., 2008). The evaluation for ALR was done both analytically 
and by simulation for Ethernet links and switched in (Gunaratne et al., 2008, Gunaratne 
et al., 2005). The switching of the rate of the links in ALR between high and low is 
based on the queued packets in the link's buffer. The rate change policy of ALR in its 
simplest form is Dual Threshold Policy (DTP) (Gunaratne et al., 2006), which used two 
thresholds on the link's output buffer: Low and High. The rate is changed to high, if the 
number of packets in the queue exceeds the high threshold, and the rate is changed to 
low, if the number of packets decreases below the Low Threshold. Rate oscillation is 
caused in this policy under certain traffic loads with the increase of response time and 
variability. The rate oscillation is minimized by another policy called as Utilization 
Threshold Policy (Gunaratne et al., 2008), where the rate change decision is made based 
on the number of bytes counted during a time period.  
Rate Adaption method is presented in (Nedevschi et al., 2008) and is called as 
practRA, which has a similar approach to Adaptive link rate with few differences. In this 
method named as practRA, only one threshold is used to determine the rate change. The 
rate oscillation is avoided by predicting the rate in the near future based on packet arrival 
history, and rate changes are made only when the future link utilization is not more than 
the high rate.  
2.4 Energy Proportionality 
The capability of a system to consume only as much as power is needed to 
complete a given task is known as energy proportionality of energy scaling. The energy 
consumption grows proportionate to its utilization and the system consumes no energy 
when not being utilized. (Barroso and Holzle, 2007, Tolia et al., 2008) 
The ideal energy consumption method is to bring the consumption as close as 
possible to the utilization of the device. The utilization is based solely on the traffic load 
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on the device. Fig. 2-1 shows the graph for the ideal power consumption as a function of 
utilization.  
10 20 30 40 50 60 70 80 90 100
10
20
30
40
50
60
70
80
90
100
Utilization (%)
P
o
w
er
 C
o
n
su
m
p
ti
o
n
 (
%
)
Ideal (proportional to Utilization)
 
Figure 2-1 Ideal Power Consumption as a Function of Utilization 
2.5 Energy Efficient Ethernet 
Energy Efficient Ethernet (EEE) (IEEE, 2009) is an emerging standard IEEE 
802.3 az standard, to reduce the energy consumption of Ethernet links and bring it closer 
to the ideal consumption, proportional to the utilization of the link. 
EEE has two modes of operation: Active and Quiet. The link is powered on to 
transmit packets in the Active mode and when there are no more packets to transmit, the 
link enters into a low power or Quiet mode. Energy is conserved in the quiet mode. The 
link wakes up, on a packet arrival in order to resume the transmission, within a few 
micro seconds.  
Active Activesleep Quiet Quiet Quiet wakeup
Refresh Packet Arrival
Ts Tq Tq TqTr Tr Tw
 
Figure 2-2 Transitions between Active and Quiet Modes in EEE (Rodríguez-Pérez et al., 
2009) 
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As shown in Fig. 2-2, Ts is the time needed for the link to enter the quiet mode. 
Tw is the time needed to transit from the quiet mode, back to the active mode again. 
Energy is saved in Tq - while the link is in quiet mode. The periodic activity is Tr, 
wherein the link is refreshed to maintain the alignment of the receiver with the channel 
conditions.  
During Tw, Ts and Tr, the link consumes significant energy while during Tq, 
only 10% of the full power is consumed. 
Table 2-2 Proposed wakeup, sleep, refresh and quiet times for EEE on 10GBase-T 
(IEEE, 2009) 
Min Tw 
(Microsec) 
Min Ts 
(Microsec) 
Max Ts 
(Microsec) 
Min and Max 
Tr 
(Microsec) 
Min and Max 
Tq 
(Microsec) 
4.48 2.28 3.2 1.28 39.68 
 
The above table shows the minimum and maximum (applicable) values for Ts, 
Tw, Tq and Tr for 10GBase-T links. Since Tr is fixed, it's minimum and maximum values 
are the same. Also, since no packets are generated during Tq, the minimum and 
maximum values of Tq are also the same. The Tq is interrupted with the arrival of a 
packet. The minimum value of Tw is 4.48 microsec, and minimum value of Ts is 2.88 
micro sec. The maximum value of Ts is 3.2 micro sec. The minimum and maximum 
values of Tr is fixed at 1.28 micro sec and the minimum and maximum values of Tq is 
fixed at 39.68 micro sec.  
2.5.1 EEE Finite State Machine representation 
The functionality of EEE can also be stated in terms of a Finite State Machine (FSM).  
 Vertical lines represent the states. The name of a state is mentioned above a state, 
and time passes by when inside a state.  
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 Arrows represent the transition from source state to the destination state. The 
condition for the transition is stated above the arrow and the consequence of the 
transition is stated below the arrow.  
QUIET ACTIVE
REFRESH
SLEEP
WAKEUP
Wtimer Expired
reset
Buffer is not empty
Q1 Restart WTimer
Buffer is Empty
Restart STimer A1
S1
R1
Q2
W1
0
Qtimer Expired
Restart RTimer
RTimer Expired
Restart QTimer
Stimer Expired
Restart QTimer
Qtimer <- Tq, Start QTimer
 
Figure 2-3 Finite State Machine (FSM) for EEE (Mostowfi, 2010) 
The following five states are defined with the FSM for EEE. 
 Active - When the link is fully powered-on and operational. Packets are queued 
in the buffer and transmitted.  
 Quiet - low power mode.  
 Wake-up - Transition to power on.  
 Sleep - While the link is powering down.  
 Refresh - periodic refresh to maintain alignment with channel conditions.  
The following timers are initialized to their respective values upon restart: 
 Ts - Time in sleep state.  
 Tw - Time in Wakeup state.  
 Tr - Time in Refresh state.  
 Tq - Time in quiet state.  
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When a timer is restarted, the initial value is set and then it begins to count down 
to zero. The timer expires when its value reaches zero. The Buffer is a FIFO queue, 
wherein the packets are stored and served in the same order as they arrive into a queue.  
The following are the steps for the FSM transitions:- 
 Transition 0: Link is in QUIET mode. QTimer is set to its initial value and 
countdown begins.  
 Transition Q1: packets are generated and the buffer is not empty. The links wakes 
up and transmits the packets by entering the Wakeup state. WTimer is restarted, 
for the simulation of the time spent in waking up the link.  
 Transition Q2: QTimer expires. Link refresh occurs by entering the Refresh state. 
RTimer is restarted for the simulation of the time spent in refreshing the link.  
 Transition W1: WTimer expires. Link is in Active state.  
 Transition A1: Link transmits all the packets in the buffer. When the buffer is 
empty, the link enters the SLEEP state. STimer is restarted for the simulation of 
the time spent in powering down the link.  
 Transition S1: Stimer expires. Since no packets are generated during the 
powering down of the link, the buffer is empty. Link enters QUIET state. QTimer 
is restarted for the simulation of the time spent in the quiet mode.  
 Transition R1: RTimer expires. Link enters QUIET state. QTimer is restarted for 
the simulation of the time spent in the quiet mode.  
2.6 Periodically Paused Switched Ethernet 
Christensen et al. (Blanquicet and Christensen, 2008) proposed the method of 
saving energy in Ethernet LAN by periodically paused switched Ethernet (PPSE) with a 
different name (Pause Power Cycle). In this method, all the links connected to a LAN 
Switch are stopped from sending any traffic for a fixed period of time, simultaneously. 
So, majority of the components of the switch, or the entire switch can be turned off 
during this period. It is intended specifically for the edge network switches, since these 
are most lightly utilized switches in the network having multiple idle periods.  
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PPSE knows the idle periods while Gupta et al.'s On/Off algorithm guesses them. 
This mechanism leads to the elimination of the packet loss during off times in PPSE, 
since all the links are instructed not to send any traffic during these idle periods.  
Internet
Edge Router
LAN Switch
Pause Notification
 
Figure 2-4 Illustration of Periodically Paused Switched Ethernet in LAN Switch 
(Gunaratne et al., 2006) 
A PPSE works on the basis of pause notification message. As shown in Fig. 2-4 
this message is sent to a device indicating that the link must not send any traffic for a 
fixed interval of time, and it sent by a switch to all the links connected to it (Mostowfi, 
2010). After the pause notification the switch enters into a low power state, wherein a 
number of its components are powered down. The switch resumes to a fully operational 
state and services the packets (during ON state), when the interval elapses. Toff and Ton 
are respectively the time spent during the OFF and the ON states. The duty cycle (D) 
corresponding to Toff and Ton is defined as follows: 
D = (Ton/(Ton + Toff)) (1) 
The percentage of time spent in the ON state is determined by D.  
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2.7 Quality of Service 
Delivering data from one peer to another with a certain level of quality of service 
is the main objective of internetworking. It is normally expressed through parameters as 
bandwidth, packet delay and packet loss rates (Croll and Packman, 1999). Achieving 
QoS guarantees becomes a difficult task with the increase in the number of users, or the 
increasing bandwidth requirement for the applications. Different applications have 
different requirements for the transmission of data (Ferguson and Huston, 1998). Certain 
applications require error free and loss-less transmission, which are strict on delay 
requirements, while other applications can sustain some data loss. A network with 
dynamically controllable QoS allows individual applications to request packet delivery 
according to its perceived needs, and provides different quality of service to different 
applications (Wang, 2001).  
Packet scheduling determines the queue service discipline at a particular node. 
Packet scheduling also enforces a set of rules in sharing the link bandwidth. Besides 
packet scheduling algorithms, buffer management is also used for determining the 
performance of the network. Buffer management policies are utilized in high speed 
communication devices, and determine, which packets are to be discarded when the 
buffer overflow occurs.  
2.7.1 QoS parameters 
Quality of Service parameters represents the degree of assuring service to the 
customers. It can be different based on the type of service and layers. The generic 
parameters essential to a network service are, throughput, packet delay, bandwidth, delay 
variation and so on.  
2.7.1.1 Throughput 
Throughput has end-to-end significance and is a connection mode QoS 
parameter. The total number of successful bits transmitted divided by the input/output 
time, in seconds is defined as the throughput. And successful transmission refers to the 
bits being delivered to the intended user without any errors and in proper sequence.  
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2.7.1.2 Packet Delay 
Packet delay is the time taken by the packet to transmit from a servie access point 
to the distant target. It is inclusive of the transmission time and the queuing delay.  
2.7.1.3 Bandwidth 
Bandwidth refers to the available capacity or the used capacity. Service provides 
assure the maximum bandwidth to the used as per the terms of the service level 
agreement (SLA).  
2.7.1.4 Delay Variation 
Delay variation is defined as the dispersion of maximum delay and the minimum 
delay within a short measurement of time interval. Increasing delay variation may cause 
increase of TCP retransmissions and packet loss.  
2.7.2 Integrated Services 
Integrated Services is an end-to-end flow based mechanism for providing QoS, 
and it reserves resource along the path of transmission via Resource reservation protocol. 
So, effectively, IntServ sets up a virtual circuit. During the reservation process, the 
request goes through admission control, and it is either granted or refused, based on the 
available resources.  
2.7.2.1 Integrated Service Classes 
IntServ has two additional service classes in addition to best effort delivery.  
2.7.2.2 Guaranteed Service 
This is mainly used for applications that require transmission without any 
distortion like video conferencing. This class of service offers fixed upper bound on the 
delay.  
2.7.2.3 Controlled-Load Service 
This class of service is more relaxed on the delay bounds. It works reasonably 
well, when the network is lightly loaded. But some packet loss can be experienced, when 
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the network is overloaded. This stands in between best effort internet and guaranteed 
service. Network utilization is much more efficient in this scheme, since the unutilized 
resources are shared with other applications, when not in use.  
2.7.3 IntServ Architecture 
The reference implementation framework for IntServ model has been specified in 
RFC 1633. The model is logically divided into two planes: the control plane and the data 
plane. Resource reservation is done in the control plane, and forwarding of the data 
packets based on the reservation is the task of the data plane.  
Routing Agent
Reservation Setup 
Agent (RSVP)
Management
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Admission
Control
Routing
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Classifier
Traffic Control Database
Control
plane
Data
plane
Packet Scheduler
 
Figure 2-5 IntServ Reference Model for routers (Tolia et al., 2008) 
2.7.3.1 Classifier 
For the process of traffic control, the packets need to be classified into some 
classes. Packets from the same class get the same service from the scheduler. A class is 
determined based on the combination of, one or more of the following, network headers, 
transport headers, application headers, etc.  
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Figure 2-6 Packet Classifier and Traffic conditioning (Barroso and Holzle, 2007) 
2.7.3.2 Admission Control 
The responsibility of permitting or denying flows lies with the admission control. 
It is essential to determine the feasibility of including a new flow, which can be granted 
the requested QoS without adversely affecting the current flows (Jacobson, 1988). There 
are two basic functions of admission control.  
(i) To determine if a new flow can be admitted based on the admission control 
policies.  
(ii) To measure and monitor the performance of existing resources.  
2.7.3.3 Packet Scheduler 
The task of the packet scheduler is to reorder traffic flows so that specific flows 
can be served based on their service class and levels. Packets requiring guaranteed 
service will be serviced first, prior to those requiring best-effort, or controlled-load 
service. A packet scheduler selects a packet to transit when the outgoing link is ready.  
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Figure 2-7 Packet Scheduler 
2.7.3.4 RSVP 
RSVP is a connection set up agent, which makes end-to-end reservations over a 
connectionless network (Huitema). RSVP is used to accommodate the required QoS by 
monitoring the traffic control database (Kilkki, 2002).  
Some key features of RSVP:- 
 RSVP is used for establishing a guaranteed QoS between sender and receiver.  
 RSVP is robust when link fails. Traffic is re-routed and new reservations are 
established.  
 RSVP applies equally well to IPv4 and IPv6, and hence is independent of IP 
protocol versions.  
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Figure 2-8 RSVP Operations (Barroso and Holzle, 2007) 
2.7.4 Queue Scheduling Disciplines 
A queue scheduling discipline allows the user, access to a fixed amount of the 
output bandwidth by selecting the next eligible packet to be transmitted on the port 
(Benett and Zhang, 1996). There are many queue scheduling disciplines, each trying to 
find the perfect balance between complexity, fairness and control.  
Some key features of a queue scheduling discipline are as follows: 
 Ensure fair distribution of the output bandwidth to each of the competing traffic 
flows corresponding to their service classes.  
 To establish a firewall between the different service classes at an output port.  
 If a given service class is not utilizing its allocated bandwidth, then sharing the 
available bandwidth amongst other classes.  
The different queue scheduling disciplines discussed here include: 
 First-in First-out Queuing (FIFO) 
 Priority Queuing (PQ) 
 Fair Queuing 
 Weighted Fair Queuing 
 Round Robin 
 Weighted Round Robin 
 Deficit Weighted Round Robin 
2.7.5 First in, First Out Queuing (FIFO) 
FIFO is the most basic queuing mechanism. In FIFO queuing, the packets 
arriving at the scheduler are all treated equally, and placed in a single queue (Leon-
Garcia and Widjaja, 2003). The servicing of the packets is also done in order of their 
placement in the queue. FIFO is also referred to as First Come First Serve Queuing. 
(FCFS).  
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Figure 2-9 First In First Out Queuing 
2.7.5.1 FIFO Benefits and Limitations 
FIFO Benefits:- 
 FIFO is advantageous because it places an extremely low computational load on 
the system compared to other queue scheduling disciplines. 
 FIFO has predictable behaviour, the maximum delay of the queue is the length of 
the queue.  
 For shorter queues FIFO offers significant contention resolution without adding 
to the delay of the network.  
FIFO Limitations:- 
 FIFO queue treats all flows equally and hence priority traffic do not get the 
desirable differential treatment. 
 The mean queuing delay for a FIFO queue can increase as the congestion 
increases, and subsequently leading to increasing jitter and loss for real time 
applications.  
 Bursty flows can consume an entire buffer and hence deny service to other flows 
till the burst is properly serviced.  
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2.7.5.2 FIFO Implementation: 
FIFO is generally implemented at an output port when no other queue scheduling 
disciplines is in place. In cases, the router vendors implement two queues, one queue for 
the priority traffic and a FIFO queue for servicing all other kinds of flows.  
2.7.6 Priority Queuing 
Priority queuing is a scheduling discipline which offers relatively simple method 
for supporting differentiated service classes (Demers et al., 1989). In the classic system, 
all the packets are first classified by the system and then placed in their respective 
priority queues.  
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Figure 2-10 Priority Queuing (Kilkki, 2002) 
2.7.6.1 PQ Benefits and Limitations 
PQ Benefits: 
 PQ offers relatively less computational load on the system, for software based 
routers, compared to other complex queuing disciplines. 
 PQ organizes the buffered packets and services the different classes of traffic 
based on their priority. For example, real time traffic can be serviced on a high 
priority basis than other applications which are not operating on a real time basis.  
PQ Limitations: 
 When the volume of the high priority traffic is higher, it can lead the low priority 
traffic being dropped, when the buffer overflow occurs.  
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 A bursty high priority flow can significantly add to the delay and jitter, while 
other high priority traffic is sharing the same queue.  
2.7.6.2 PQ Implementations 
The typical router vendors operate priority queues in two modes: 
 Strict priority queuing - In strict priority queuing, the high priority traffic are 
always serviced prior to the low priority traffic. The difficulty with this approach 
is, and excessive amount of high priority traffic can choke up the low priority 
traffic.  
 Rate-controlled priority queuing - Rate-controlled priority queuing allows a high 
priority traffic to be scheduled prior to a low priority traffic only if the amount of 
traffic is below a given threshold value. The threshold value can be user 
configured corresponding to the respective flows, and can be vendor specific.  
2.7.7 Fair Queuing 
Fair queuing is fundamentally designed to ensure that each flow has a fair access 
to the network resources. This is to prevent the bursty flows from consuming more 
resources than it's designated share (Jon and Bennett, 1996). The packets are first 
classified into flows and then assigned to a queue dedicated to that flow. The queues are 
then serviced one packet at a time.  
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Figure 2-11 Fair Queuing (Leon-Garcia and Widjaja, 2003) 
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2.7.7.1 Fair Queuing Benefits and Limitations 
FQ Benefits: 
 The main benefit of fair queuing is that a bursty flow does not degrade the quality 
of service offered to other flows. In case a flow consumes more than its share of 
bandwidth, it affects only its own queue, rather than other flows that are sharing 
the bandwidth.  
FQ Limitations: 
 Since FQ implementation are in software, rather than in hardware, the application 
is limited to low-speed network interfaces.  
 FQ does not allow a policy to service real time applications, as VoIP.  
 FQ distributes the packets into their respective queues only if, the packet sizes are 
all the same.  
2.7.7.2 Class based fair queuing  
In class-based Fair Queuing, the available output bandwidth is divided into 
number of flows and each service class is assigned a specific percentage of the output 
port bandwidth (Stiliadis and Varma, 1998).  
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Figure 2-12 Class Based Fair Queuing 
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2.7.8 Weighted Fair Queuing 
Weighted fair queuing was developed by Srinivas Keshav et.al,(Demers et al., 
1989) and was designed to address the limitations of the FQ model. WFQ supports the 
fair distribution of bandwidth for variable-length packets by approximating a generalized 
processor system (GPS), which is a theoretical scheduler (Parekh and Gallagher, 1994). 
Weighted Fair Queuing supports flows with different bandwidth requirements by giving 
each queue a weight that allocates it a certain percentage of the output bandwidth.  
Scheduler
Port
Packet A
Packet B
Packet C
Queue 1 (50% b/w)
Queue 2 (25% b/w)
Queue 3 (25% b/w)
305090
70110145
190 155 135
190 155 145 135 110 90 70 50 30
Order of Packet Transmission
Finish TIme
Weighted Fair Queuing (WFQ) – Service According to Packet Finish Time
 
Figure 2-13 Weighted Fair Queuing (Kilkki, 2002) 
The scheduler calculates and places a finish time for each packet that is classified 
and placed in a queue. The WFQ services its queues based on the sequence of earliest 
finish time, for the next packet for transmission at the output port.  
2.7.8.1 WFQ Benefits and Limitations 
WFQ Benefits: 
 Provides protection to each service by allocating it with some share of the output 
bandwidth independent of the other service classes.  
 Combined with the traffic conditioning at the edges of the network, the weighted 
fair queuing, guarantees a fair share of the output bandwidth with a bounded 
delay for each service class.  
WFQ Limitations: 
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 Vendor implementation of WFQ is in software and not in hardware, and hence it 
limits the application low-speed interfaces.  
 Highly aggregated service class means, that the improper flows within a 
particular service class can impact the flows within that service class.  
 WFQ implements a complex algorithm and that necessitates the need to keep 
track of the per-service class state and iterative scans on each packet arrival and 
departure.  
2.7.8.2 WFQ Implementations 
 WFQ is generally implemented at the edge of the network in order to provide a 
fair distribution of bandwidth among a number of different service classes.  
 WFQ in its enhanced form as class based WFQ can be used to schedule a number 
of queues that carry aggregated traffic flows. This facility would allow us to 
determine the number of packets that can be grouped in a given service class and 
the exact amount of bandwidth allocated to each service class.  
2.7.9 Weighted Round Robin Queuing Discipline 
Weighted Round Robin Queuing was designed to address the limitations of FQ 
and PQ models (Jon and Bennett, 1996).  
 WRR supports flows with significantly different bandwidth requirements. Each 
queue can be assigned a different percentage of the output port's bandwidth.  
 WRR addresses the limitations of the strict PQ model by ensuring that lower 
priority queues are given access to the output bandwidth. Atleast one packet is 
removed from each queue during the service round.  
2.7.9.1 WRR Queuing Algorithm 
 Packets are first of all classified into different service classes as real time, non-
real time, interactive, voice, file transfer, video, etc, and then specific queues are 
assigned for each of them.  
 The queues are serviced in a round-robin manner and the empty queues are 
skipped.  
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Figure 2-14 Weighted Round Robin Queuing (Kilkki, 2002) 
2.7.9.2 WRR Queuing Benefits and Limitations.  
WRR benefits: 
 It is hardware implementable and hence can be applied to high speed routers and 
network interfaces.  
 It supports and provides the facility to service differentiated service classes with 
reasonable amount of aggregated traffic flows.  
 WRR ensures that all the service classes have some amount of the output 
bandwidth to prevent starvation.  
WRR Limitations: 
 In order to implement the WRR algorithm at the network interface the mean 
packet sizes are to be known in advance. The facility of providing the correct 
amount of output bandwidth is feasible only when the packet sizes are similar or 
the mean packet size is known in advance.  
2.7.9.3 WRR Implementations 
WRR is implementable in hardware and hence it is feasible to deploy WRR 
scheme in both the core and edge routers of a given network. WRR also overcomes the 
limitations of FQ by creating a schedule for service classes with different bandwidth 
requirements.  
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2.7.10 Deficit Weighted Round Robin (DWRR) 
Deficit weighted round robin was proposed by Sreedhar et al. and is designed to 
address the limitations of the WRR and WFQ models (Shreedhar and Varghese, 1996). 
 It allows servicing queues that contain variable-length packets, by accurately 
supporting the weighted fair distribution of bandwidth.  
 It has lower computational complexity and hence is hardware implementable, in 
both the core and edge routers.  
The following parameters are configured to implement a DWRR queue: 
 Weight that defines the percentage of the output port bandwidth allocated to the 
queue.  
 Deficit counter which specifies the total number of bytes that the queue is 
permitted to transmit on every visit to the scheduler. Queues that were not 
allowed in the previous rounds are given a chance in the next round, based on 
saved 'credits'.  
 Quantum of service which is proportional to the weight of the queue and is 
expressed in terms of bytes. Deficit counter for a queue is incremented by the 
quantum each time that the queue is visited by the scheduler.  
2.7.10.1 DWRR Algorithm 
In DWRR algorithm, each non-empty queue is visited by the scheduler and that 
determines the number of bytes in the packet at the head of the queue. The deficit 
counter is incremented by the quantum value. When the size of the packet is greater than 
the variable Deficit counter, then the scheduler moves to service the next queue, and 
when the size of the packet is less than the variable deficit counter, then the deficit 
counter is reduced by the number of bytes in the packet and the packet is transmitted at 
the output port. The scheduler continues to de-queue the packets and decrement the 
variable deficit counter by the size of the transmitted packet.  
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Figure 2-15 Deficit Weighted Round Robin Queuing (Kilkki, 2002) 
2.7.10.2 DWRR Benefits and Limitations 
DWRR Benefits: 
 Precise control over the percentage of the output bandwidth allocated to each 
service class when forwarding variable-length packets.  
 Ensures that all service classes have access to some portions of the output port 
bandwidth to avoid starvation.  
 Provides protection amongst different service classes, so that the poorly behaving 
service class in one queue cannot impact the performance of other service classes 
in the same port.  
DWRR Limitations: 
 For a highly aggregated flow the misbehaving flow within a service class can 
impact the performance of other flows, within the same service class.  
 DWRR does not support end-to-end delay guarantees. 
2.7.10.3 DWRR Implementation 
It is implementable in hardware and hence can be deployed both in the core and 
the edge routers. It addresses the limitations of WRR by supporting accurate allocation 
of bandwidth while scheduling variable-length packets. 
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2.8 Access Networks Energy Efficiency 
2.8.1  Desktop Computer Power Consumption 
The power consumption of PC system unit was measured using an Electronic 
Product Design, power line AC power meter, while connecting it to the wall socket 
(Gunaratne, 2006). The measurements were taken while the installed NIC was set to 
10Mb/s, 100Mb/s and 1Gb/s with the PC system unit powered on, and the operating 
system in standby sleep state. The results are as shown in the table 2-3. As the 
observation suggests, the average difference in the power consumption levels is 
approximately 2.9 W when powered on and 1.4 W in sleep state, with the NIC running at 
100 Mb/s and 1Gb/s values. 
Table 2-3 Power consumption of computer system unit with different NICs 
(Gunaratne, 2006) 
  10 Mb/s 100 Mb/s 1 Gb/s 
On Sleep On Sleep On Sleep 
Intel PRO 1000/MT (on 
motherboard) 
57.9 W 3.2 W 58.2 W 3.6 W 60.6 W 7.0 W 
NetGear GA 311 (PCI card) 59.6 5.3 59.6 5.7 62.9 5.8 
LinkSys EG1032 (PCI card) 59.1 5.6 59.6 5.5 62.0 5.6 
Average change from 10 
Mb/s 
(On = 58.9 W, Sleep = 4.7 
W) 
N/A N/A 0.3 0.2 2.9 1.4 
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Figure 2-16 Test bed for measuring Power Consumption 
In another study, the power consumption of a 24-port CISCO 2970 switch was 
measured at the wall socket using the power line AC power meter. The number of 
Ethernet links attached to the switch was increased and the measurements taken. An 
automated network traffic generated was connected to the switch. The traffic generator 
interfaces were set to successive increasing set of measurements at 10 Mb/s, 100 Mb/s 
and 1Gb/s. The figures are as shown below.  
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Figure 2-17 Power consumption of cisco catalyst switch (Gunaratne, 2006) 
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2.8.2 Causes of rise in Power Consumption with increasing data rates. 
This section considers the possible reasons for the increase in power consumption 
of NICs with increasing data rates. An UTP cable is comprised of 4 pairs of copper wires 
with each wire pair twisted around each other. Although the power consumption of 
Ethernet NICS are not publicly available, however, the 802.3 standards provide 
sufficient data to draw conclusion relevant to the same. The data rates in an Ethernet link 
have increased and the increase is caused due to:- 
 The number of wires used for the transmission is also increasing.  
 The symbol transmission frequency is increasing.  
 The complexity of the coding scheme is increasing (more bits transmitted per 
symbol).  
Example - Each link partner in 100 Mb/s Ethernet (100 BASE-TX), transmits in 
one wire pair and receives in another wire pair, where the frequency of transmission is 
125 MHz, with 4B/5B symbol encoding and each 5 symbols representing 4 bits. 
Comparing this with 1Gb/s Ethernet (1000BASE-T), where each link simultaneously 
transmits and receives on 4 wires, where the frequency is 125 MHz, and each symbol 
representing 2 bits. The increase of power consumption is attributed to adding more 
transmit/receive circuits, increase of the clock frequency of the circuits and increasing 
complexity of the circuits which requires a large number of transistors. Even when no 
data is transmitted, idle bits patterns are transmitted on the link, to keep the NICs 
synchronized. So, power consumption figures are on a similar level, even when data is 
not being transmitted.  
Other devices such as the Central Processing Unit (CPU) and the Graphical 
Processing Unit (GPU) also contribute to the increase in power consumption. And with 
each generation of processors, the clock frequency keeps on increasing and the number 
of transistors is increased to accommodate for the new features.  
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Complexity of Coding Scheme and Symbol Frequency is increased with the 
increase in the Ethernet transmission speeds
 
Figure 2-18 Ethernet transmission speed increase facilitates coding scheme complexity 
increase 
2.8.3 Dynamic Power Scaling Principles 
The aim of dynamic power management is to balance the loss of responsiveness 
to user requests while maintaining a reduction in energy consumption. So, an ideal 
power management mechanism would try to make the devices maintain responsiveness 
to user requests while saving energy. The principles behind the mechanism and policies 
are: 
(i) Lower down the task completion rate during periods of idle/low utilization.  
(ii) Switching off the components during idle periods 
(iii) Proxying.  
Under usual circumstances, slowing down is applied at the circuit level, while 
switching off components during idle periods is applied at the system or processor level, 
and proxying at the system level.  
The principles of dynamic power management can be applied at different time 
scales and at the same time. A desktop PC can be powered on and off during idle periods 
spanning several minutes, while circuits can operate at microseconds or milliseconds 
level.  
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2.8.3.1 Operating devices slower 
Slowing down the operational speed, or the rate at which a task is completed can 
result in power savings, with electronic devices, while the completion time gets longer. 
In general electronic devices operate at synchronous logic with fixed values of clock 
frequency and voltage. When clock frequencies are higher, the throughput is also 
improved, but the rise in frequency also leads to proportionate increase in the supply 
voltage. Switch power consumption, power consumption caused by short circuit current 
and power consumption due to leakage current are the main components of dynamic 
power consumption in an integrated circuit (Mudge, 2001). Out of these the major 
component is the switching power consumption. Power consumption (P), frequency (f) 
and voltage (V) are related to each other as P α fV2. Since f α V, this relationship is 
further simplified as P α f3. Hence, the switching power consumption increases 
corresponding to the cube of the clock frequency. And as per this proportionality, 
reducing the clock frequency by half would theoretically decrease the power 
consumption value by one-eighth of its previous value. The time required to complete a 
given task increases by twice, and at the same time, the energy consumption values will 
be reduced to one-fourth of that required at the higher frequency.  
With the detection of low utilization periods, the supply voltage and clock 
frequency are reduced, in order to enable power savings. The proposal for frequency and 
voltage scaling was mentioned in (Weiser et al., 1996), and (Chandrakasan et al., 1992) 
in relation to the operating system picking up the clock frequency that leads to minimal 
energy consumption, while completing a job in progress.  
2.8.3.2 Switching Off during periods of low activity 
Periods of activity within a device are followed by periods of inactivity; hence 
the device use is not uniform. By utilizing these idle periods, the power consumption of a 
device can be significantly reduced, without affecting the delays caused to the user, due 
to this transition.  
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Figure 2-19 Powering on and off during idle periods (Gunaratne, 2006) 
Timeout based power off is the simplest power off policy, wherein, after a given 
time period elapses in the idle state, the device remains powered off, till the next service 
request arrives. Microsoft Windows XP OS uses a similar kind of power management 
method. However, some of the drawbacks of this method includes, that the device is not 
serviced till being powered-on, & this policy is also non-adaptive. Idle and active periods 
are non-stationary by nature and powering on and off frequently could lead to an adverse 
situation of additional power consumption as compared to leaving the device constantly 
powered on. Srivastava et al. (Srivastava et al., 1996) introduced the concept of 
predictive power management. The idleness history and previous activity is used to 
predict the duration of the next idle periods. Based on the predicted duration of the idle 
period and the match of conditions, the decision is made, whether to keep the device 
constantly powered on, or power it off. In order to avoid latency penalty, this method 
was refined in (Hwang and Wu, 2000). Based on the predicted duration of the idle 
period, the device is powered on back, at the end of the idle period. Fig. 2-19 
(Gunaratne, 2006) shows the diagramatic representation of the active and idle periods 
and the transitional time for powering off and powering on a device, within the inter-
activity idle period. 
In (Benini et al., 1999) the authors have modeled an optimal policy for power 
management as stochastic model based upon Markov decision processes and solved for 
stationary arrivals. In their work, past history is used to determine the transition 
probabilities between states. However, significant computational overhead is associated 
with solving such an optimal policy, given the non-stationary nature of arrivals in 
realistic environment.  
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Trequest = Tcurrent
AWAKE(Tawake)
Tsleep = (Tcurrent – Trequest).p
SLEEP (Tsleep)
Check for and Receive 
Buffered Data
Upon any Send
The BSD Algorithm (Bounded Slowdown). After the mobile device sends 
any data, the network interface initially stays awake for Tawake. Then it 
sleeps for Tawake.p before waking up to check for and receive any 
buffered data. This pattern is repeated  
Figure 2-20 Bounded Slowdown Algorithm (Krashinsky and Balakrishnan, 2002) 
Balakrishna et. al propose an adapative dynamic power management algorithm in 
(Krashinsky and Balakrishnan, 2002). As shown in Figure 2-20 their methodology 
entitled "Bounded Slowdown Protocol", varies the sleep time period between powering 
on to listen to the access point. When compared with the standard 802.11 (IEEE) power 
management scheme, it reduces both network latency and power consumption. In (Irani 
et al., 2003a), Irani et al. have considered the problem of optimal scheduling for reducing 
power consumption, where the arrivals need to be completed within a deadline, and the 
power consumption is convex with operating speed (increasing operating speed causes 
increasing power consumption). In (Irani et al., 2003b), the authors have proposed an 
optimal strategy for dynamic power management based on the probability distribution of 
the inter-arrival request times.  
2.8.3.3 Proxying 
The process of proxying involves, one device carrying out the functions of 
another device, and it can be used in several contexts to facilitate dynamic power 
management to save energy. One approach is to replace a high power consuming device 
with a low power consuming device, to carry out a subset of the functions that the higher 
power consuming device. The high power device can be switched off for extended 
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periods of time, by transferring those tasks that do not require extensive resources to the 
low power proxy device. Thus, the differential in the energy savings between these two 
devices leads to energy savings.  
In (Irish and Christensen, 1998) the authors have proposed a mechanism of 
maintaining network connectivity while powering off the PCs. In their proposal, the 
design and evaluation of new TCP sleep option has been mentioned, under the name of 
'Green TCP/IP'. In (Christensen and Gulledge, 1998) authors have done an investigation 
of placing a proxy server for TCP/IP connections allowing multiple proxy-managed 
clients (e.g. desktop PCs) to remain the power saving states for extended periods of time.  
A significant amount of power is consumed by the wireless interfaces in mobile 
devices. When not transmitting data, it is possible to put the network interfaces into sleep 
state and thereby saving energy, but on the flip side, this leads to packet loss and 
unpredictable latency, as the inter-arrival times of packet is non-stationary. TCP and 
UDP packets destined for the mobile device can be intercepted and cached, by a proxy 
device connected to the wired network. At periodic intervals, the network interface at the 
proxy is powered on, and the packets from the proxy are retrieved (Gundlach et al., 
2004, Rosu et al., 2004).   
Another application of a proxy device can be to off-load intensive computations 
and data storage from battery-powered mobile devices. Kehr et al. in (Kehr et al., 1999) 
present a generic framework for off-loading program execution. In (Fryman et al., 2003) 
Fryman et al. have described an energy efficient network storage for mobile network 
devices.  
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Figure 2-21 Desktop PC Proxy in NIC 
2.8.4 Hardware Assisted Sleep - Cache Packets Architecture 
Gupta et al. (Gupta et al., 2004) introduced the concept of power management in 
LAN switches. They proposed the following power management methods for LAN 
switches: 
(i) Simple sleep.  
(ii) Hardware Assisted Sleep (HAS). 
(iii) Hardware Assisted Buffer Sleep (HABS).  
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Figure 2-22 Switch Sleep Model Taxonomy (Gupta et al., 2004) 
With simple sleep model, the Ethernet interface powers on periodically, and 
those packet which are received during the power-off position are lost. With Hardware 
Assisted Sleep (HAS), power off position continues to remain, during the inter-idle 
transmission periods, until a new packet is detected. So, the packet which leads to the 
wake-up is lost along with any other packets arriving during the transition to power-on 
mode.  
With Hardware Assisted Buffer Sleep (HABS), the receiver buffers in the line 
cards are always powered on, and so the packets arriving even during the sleep mode are 
also buffered. Several line cards in a chassis are lined up within a line card based switch. 
Typically, each line card contains several network interfaces, buffers, and packet 
processing circuitry for packet classification, table lookup, etc. The arriving packets are 
forwarded from the line card into the switch fabric to be forwarded to the output port. 
The buffer and the physical layer interface circuits are kept powered on at all times, 
when the inbound and outbound packet processing circuits are powered off during inter 
packet idle times.  
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Figure 2-23 Powering Off Components in line card using HABS 
2.9 Buffer Power Management 
Data is accessed sequentially in many applications such as movie playback and 
file transfer. For such applications, and in the cases of sequential data access to hard 
disks, the disk idleness can be enlarged by cumulating the disk requests and issuing them 
together. Example - In the case of streaming data applications writing data to disk, the 
processor is the data producer and the disk is the data consumer. The potential for 
inserting a memory buffer between the processor and the disk exists under the cases 
where processor and the disk operate at variable rates. If the processor produces data 
slower, than that can be written to the disk, then buffer can be inserted and before the 
buffer is full, the disk is turned off, to save power. And when the buffer gets filled up, 
the disk is turned on, to consume the buffered data. Many devices within a computer 
system, create a producer and consumer pair, with different rates of operations. So, 
buffer insertion creates an opportunity for saving power by selectively turning off the 
faster device. More data can be stored within a large buffer, and effectively that leads to 
the disk staying off for a longer duration of time, and saving more power. But, memory 
buffer also consumes power to retain data, and hence the power consumption is also 
increased with a large buffer. The objective of reducing power consumption should take 
  47 
both of these into account, and find an optimal buffer size and timing to proportionately 
turn the disk on and off.  
Reg
L1 Cache
L2 Cache
RAM
Secondary Memory
SP
EE
D
C
O
ST
SIZE
Memory Hierarchy
 
Figure 2-24 Memory hierarchy and cost model 
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Figure 2-25 Architecture of a CPU 
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Figure 2-26 Architecture of a Graphical Processing Unit 
2.9.1 Intermediary buffer between producer and consumer 
The general model of buffer insertion is based on the concept of inventory 
control (Buchan and Koenigsberg, 1963, Winston and Goldberg, 1994, Hillier and 
Lieberman, 1990). Inventory control is essentially a scheduling problem, which moves 
around the timing and quantity of of goods to be produced. Along the same lines (Benini 
et al., 2000) power management can also be termed as a scheduling problem, revolving 
around the timing of turning off idle devices and adjusting their performance level with 
the goal of conserving energy. Drawing equivalents with the inventory management 
problem, performing computation is equivalent to producing goods, data buffers is 
equivalent to warehouses, turning on and off a hardware device is equivalent to starting 
or stopping production. The goal of inventory management is in minimizing the average 
cost per item of merchandize, while the aim of energy management is to minimize 
energy per byte of data during the execution of a certain task. The various tasks within a 
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computing system are, updating a database record, processing a financial transaction, 
decoding an MPEG frame, etc.  
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Figure 2-27 Producer – buffer – consumer, where rate of production is greater than rate of 
consumption 
The picture above depicts the buffer insertion between a pair of producer and 
consumer. The data production rate of the producer is v, and that of the consumer is w. 
When they are operating at different speeds, two scenarios are possible; v > w, and v < 
w. When the producer is producing data faster, i.e., v > w, the producer can be turned off 
occasionally to save power. The producer produces the data and stores, them in the 
buffer and while the consumer is emptying them, by collecting the data from the buffer, 
the producer is turned off. If the consumer is consuming data at a greater rate, i.e. w > v, 
then it can be turned off occasionally to save power. 
Producer is 
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the rate of v
Consumer is 
consuming data at 
the rate of w
Buffer
V < W (Rate of consumption is 
greater than rate of production)
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Figure 2-28 Producer – Buffer – Consumer. The rate of consumption is greater than rate 
of production 
2.9.2 General Model 
The producer produces data periodically, and lets the data accumulate in the 
buffer, and for that duration, the consumer is turned off, or operates slowly. And while 
the buffer threshold value is reached, the consumer is turned on, or operates faster to 
consume the data at a faster rate than the producer, till the buffer is emptied 
considerably. In this manner, by the periodically slowing down the producer and 
consumer rates, we can ensure that, energy savings occur.   
Another typical example, of producer consumer relationship in the computer is 
the network interface card, which downloads data continuously from the network server, 
to the computer hard-disk to be played later on. Either the data can be written to the 
harddisk continuously or it can be accumulated in the buffer which can be written all at 
once. By managing these trade-off, power can be saved. An optimal buffer management 
technique would determine the appropriate size of the buffer which would enable the 
maximum power savings by slowing down the operations of the hard-disk or by turning 
it off.  
2.9.3 Buffered data as a function of time 
The energy consumption is categorized into two types, static and dynamic. The 
dynamic energy consumption is dependent on the amount of data transferred, processed, 
written, or sensed, while the static power consumption is the idle power consumed by the 
device. The static power is independent of the amount of data and gets processed 
irrespective, of the dynamic energy consumption rates. Inserting a buffer can actually 
reduce the power consumption of the consumer. The buffer has its separate energy 
consumption requirements as, 
(i) Static power consumption of the buffer, and  
(ii) Energy required to read and write data from the buffer.  
The goal is to find how many bytes of data should be accumulated in the buffer 
before storing to the disk for minimum energy consumption. The symbol m, represents 
the maximum amount of data stored in the buffer. The value m, is also the total bytes 
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stored to the disk every time. It takes m/v time to obtain these data. This is called a 
period. After m bytes of data are obtained, the disk is turned on and all the buffered data 
are stored in the disk. 
m/ν 2m/ν 
νt
Time → 
Data stored in buffer
Buffered Data as a Function of Time
Buffer
 
Figure 2-29 Buffered data increases as a function of time 
The value of m is also the total bytes stored to the disk every time. Energy 
consumption is also classified as dynamic and static. A device consumes dynamic energy 
when it executes a task, such as sensing, transmitting, or computing. If the device is not 
executing any task, this static energy is also called as the device idle energy. The static 
energy is independent of the amount of data senses, transmitted, or computed.  
Buffer also introduces additional energy consumption: the buffer energy and the 
energy to turn on and turn off the consumer (Cai, 2006). The buffer consumes energy in 
two ways: (i) the static power of the buffer, and (ii) the energy to write the data to the 
buffer, and read from the buffer. The former is represented by p and the later by e for 
each byte. Suppose the energy to consume a byte of energy is θ. In a period to consume 
m bytes of data is θ*m. Since the amount of data in the buffer increases steadily, the 
average is m/2 over each period.  
The buffer energy also referred to as the buffer static energy is proportional to the 
buffer's size and hence it's value in one period is;  
p * (m/2) * (m/v)               (1) 
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Table 2-4 Symbols and their definitions 
Symbol Description Symbol Description 
ω Data Consumption Rate ec Dynamic energy of 
consumer 
ν Data Production Rate pc Static power of consumer 
m Buffer Size e Dynamic energy of buffer 
T Period Length Ɵ Consumption energy 
p Static power of Buffer et Mode-transition energy 
k Number of Periods   
δ Working Period   
ep Production Energy   
ps Standby Power   
er Rate transition energy   
 
The total energy per period is the sum of the energy to turn on and off the disk, 
the energy to consume data, and the buffer energy:  
et + θ.m + pm
2
/2v         (2)  
Since m bytes are consumed in a period, the average energy per byte is 
        
   
  
 
    
  
 
  
  
  
      (3) 
The minimum average energy per byte is calculated by making the first 
derivative of the formula to zero, and i.e. m = √         
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2.9.4 Constant data production and fixed processing rates 
Each period is divided into two phases as in illustrated in the Fig 2-30. Fig. 2-30 
(i) shows the scenario, where the producer generates and stores the data in the buffer, 
while the consumer is turned off. Rate of increase of data in the buffer is ν. The 
consumer is turned on, in the second phase. The producer continues to produce data even 
when the consumer is on, and hence the data in the buffer reduces at the rate of (ω - ν). 
Fig. 2-30(i) shows the case where the data production rate (ω) is greater than the 
consumption rate (ν). Fig. 2-30 (ii) shows the case where the data production rate (ω) is 
less than the consumption rate (ν). The buffer size is denoted by m, and it is the 
maximum amount of data that can be stored in the buffer. The length of the first phase is 
denoted by t1, and t2 represents the second phase. The total length of a period is (t1 + t2), 
which constitutes one cycle operation. The shaded portions within the triangular area 
represent the variable rates at which the data is being filled in and consumed in the 
buffer. The duration of the first half cycle, t1 is higher, in the case when the rate of 
production of data is higher than the rate of consumption of data as shown in Fig. 2-
30(i), whereas the duration of the first half cycle, t2 is lower, in the case when the rate of 
production of data is slower than the rate of consumption of data as shown in Fig. 2-
30(ii).  
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Data stored in Buffer
t1 t2
time
m
ν t  m - (ω – ν) t
Data stored in Buffer
t1 t2
time
m
 ω t
 (ν - ω ) t
(i) Buffered data with data production Rate 
greater than consumption rate. ω > ν
(ii) Buffered data with data production Rate 
less than consumption rate. ω < ν
 
Figure 2-30 Buffered data with finite data production and consumption rates (i) data 
production rate > consumption rate, (ii) consumption rate > data production rate.  
Let, t = t1 + t2, since t1 + t2 = T; and ν х t1 = (ω – ν) x t2 = m,  
Solving for t1 and t2 we obtain, 
    
  
 
 (4) 
    
       
 
 (5) 
      
        
 
 (6) 
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The energy for buffering the data is; 
   
 
 
   (7) 
Since the consumer is on for t2, we need to consider it‟s static power during t2. 
Let pc be the static power of the consumer. The value of θ now includes three parts: ec 
(energy to consume one byte), e (energy to store and read one byte in the buffer) and 
  
 
 
(static energy of the consumer per byte). Multiplying pc and the time of consuming one 
byte 
 
 
 obtains the static energy per byte = 
  
 
.  
The total energy per period is,  
et  + θ × v × T + (T/2) × 
        
 
 × p.  (8) 
During a period, v × T bytes of data are produced. The average energy per byte of 
data is,  
   
  
  
 
        
  
 (9) 
The minimum value occurs when; 
   √
     
        
 (10) 
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3 Objectives 
The aim of the thesis is to present research outcomes including a complete 
literature review of exisiting energy efficiency modelling in Ethernet Access Networks, 
and priority traffic scheduling. This research includes a detail description of the varios 
queue scheduling mechanisms, as First in First out, priority queing, fair queuing, round 
robin, weighted round robin, weighted fair queuing, and deficit weighted round robin 
queues. Also, the research includes independent modelling and validation of the IEEE 
802.3az Energy Efficient Ethernet Standard, along with an extension for priority traffic 
scheduling.  
Furthermore, the research includes an analytical model for the buffer insertion 
between the components of a computer system. Estimation of the size of the buffer and 
the optimal operational speeds is designed to ensure maximum energy savings.  
The research objectives include: 
 Investigation of the IEEE 802.3az Energy Efficient Ethernet Standard.  
 To develop an independent model for the validation of the source nodes, 
network interface card, and the link.  
 To develop a simulator for the source traffic generation in order to 
generate traffic with exponentially distributed inter-arrival times.  
 To simulate the prediction of the subsequent inter-arrival periods using 
Exponential Smooting forecast method.  
 To determine the frequency and the duration of the idle periods, which 
would enable the system to have profitable power savings?  
 To assign, real time parameters for the transition time, energy 
consumption values for idle, active and transition periods.  
 To create a power management model ensuring that power consumption 
and ser vice quality are kept optimally balanced.  
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 Implement modification on the duration of idle periods based on the 
exponential smoothing prediction and also the necessary prioritized 
traffic.  
 To develop a model using Opnet Modeller for simulation of queue 
scheduling algorithms.  
 To develop the model of FIFO algorithm for Fiber to the Home Network 
using Opnet modeller.  
 To develop the model of Weighted Fair Queuing algorithm for Fiber to 
the Home Network using Opnet modeller.  
 To develop the model of Deficit Weighted Round Robin algorithm for 
Fiber to the Home network using Opnet modeller.  
 To develop the model for implementation of FIFO, Priority Queuing, and 
Weighted Fair Queuing, for an aggregation network of FTP, VoIP, Video 
and HTTP server and client system.  
 To develop the analytical model for intermediary buffer insertion between 
processor and harddisk, with multiple variable speeds of operation, for 
dynamic power savings.  
 To determine the optimal speeds of operation of the producer and 
consumer within a computing device, and the duration of operation to 
enable maximum power savings. 
3.1 Research Limitations 
The research provided a simulation and methodology for independent validation 
of the IEEE 802.3az Energy Efficient Ethernet Standard, along with the provision for 
handling prioritized traffic. An anaytical model was also created for buffer power 
management which was based upon the variable speeds of operation of the processor and 
hard-disk, to operate them at optimum speeds for saving power. The priority modelling 
for Access network, which implements the queue scheduling algorithms, was done using 
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Opnet modeler. Challenges were faced during the network model and simulation 
scenarios, which are summarized as follows:-  
 For a complete modelling, we would need to consider packets of all sizes, 
but we have assumed fixed packet sizes of 1500 MB for processing at the 
Ethernet interface.  
 For the purposes of our simulation, the ethernet interface speed has been 
set up at 100 MBps, but a more robust design would incorporate higher 
speeds as well.  
 For dynamic power scaling purposes, we have assumed two modes of 
operation, active and idle, and the same can be extended to include 
multiple modes of operation.  
 For validation of queue scheduling schemes in Opnet modeller we have 
used the aggregation of FTP, HTTP, VoIP, and video traffic sources, and 
each of these are having specific operational features. A real time scenario 
may include more flows with dynamically changing characteristics. 
3.2 Research Assumptions 
In the simulation and modelling, exponential random distribution was used as the 
method for simulating the inter-arrival time periods. But a realistic scenario will not have 
a standard distribution of the packet inter-arrivals.  
The forecasting method used for predicting the next inter-arrival periods in our case is 
Exponential Smoothing, which is based on smoothing the inter-arrival periods based on 
the history and weight assigned to the flow. However, traffic arrival pattern in a real time 
scenario may include unexpected bursts of arrivals and deparatures.  
Fixed values for estimating the duration of the idle and active periods were assumed, 
based on priority traffic scheduling, however every vendor will have its specific 
implementation of the priority queues and buffer management.  
The queue scheduling disciplines as created using the Opnet modeller are considered to 
be reasonable and close to industry standards.  
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The packet drop rate and end to end delay of the individual applications as is modelled 
using the Opnet modeller are considered to be acceptable and suitable for this research. 
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4 Improving Priority Based Energy Efficient Transmission 
4.1 Methodology and Simulation for Priority Based Energy Efficient 
Ethernet 
As part of the simulation, packets are generated from the source node, of fixed 
size, and random exponentially varying inter-arrival times. The random nature of the 
inter-arrival times are generated via discrete event C++ simulation, and the events stored 
in the form of an array. The number of packets is varied for generating different plots as 
shown in the graphs below. Based on the arrival pattern of the incoming traffic, an 
estimate is done of the next inter-arrival duration using exponential smoothing 
forecasting method, which smoothens the predicted duration as per the current arrival 
and past history. It uses a fixed weight factor also called as smoothing constant.  
Based on the current prediction, the algorithm decides, whether it is feasible to 
put the system under consideration into low power or sleep states. As shown in Fig. 4-1, 
if the decision status is positive, the algorithm compares the forecasted duration of the 
sleep time with the prioritized traffic, maximum allowable delay. 
The priority tag is corresponding to an individual flow and puts a limiting value 
on the duration of the sleep time for every processed packet. If the estimated value of the 
sleep duration falls below the maximum allowable delay, then the system sleeps for the 
forecasted duration of time, keeping the transition time into consideration. When the 
estimated sleep duration exceeds the prioritized maximum allowable delay, then the 
sleep time is reduced to the limiting value of delay, keeping transition time into account. 
In case of a non-profitable value of the sleep duration, the system continues to operate in 
the active region without any transition to low power states. The flowchart for the 
dynamic power scaling approach is presented in this thesis and is shown in Fig.4-1.  
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Figure 4-1 Algorithm decision flow 
4.1.1 Exponential Smoothing Average  
An exponential smoothing average is used to forecast the next inter-arrival time 
duration. The forecast value is computed from the current actual value of the inter-arrival 
time and the previous forecast value as shown in (11). 
Ft+1 = (Actual Value*α) + (1–α)*(Previous forecast) (11) 
Where, α is the exponential smoothing weight and has a value 0 < α < 1. For the 
simulation model presented in this thesis, the value of α was set to 0.125. The choice of α 
was based on (Hwang and Wu, 2000).  
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4.1.2 Transition Period Calculation  
In order to be able to save power by putting the system into sleep mode, it is 
important to ensure that the sum of the power consumption during the sleep state and the 
transition (low – high) is less than the equivalent power consumed if the system were to 
remain in the active state as shown in (12). 
((Sth - )*Es + *Ew ) <  Sth*Ei (12)  
Where, Sth is the threshold period for the decision to move to sleep mode.  is the 
transition time taken to move from the sleep mode to the active state. Es, Ew, Ei are the 
system power consumption during the sleep, transition and active states respectively.  
So, (12) results in the inequality shown in (13). 
     
        
       
 (13) 
4.1.3 Energy Consumption Equations 
The total power consumed is the sum of the power consumed during the sleep 
state and the state transitions as shown in (14). 
Esleep = EsTs + Ei(T – NTp – Ns - Ts) + NsEw (14) 
The values such as Es, Ew, Ei,  and T are system inputs. The values of Ns and Ts 
are calculated from the Dynamic power Scaling Algorithm (System to toggle between 
active and sleep states) (Pradhan and Gregory, 2012). The total power consumed during 
the active states is the sum of the power consumed in the active state and the cumulative 
power needed to transmit all of the packets. 
Eactive  = Ei (T – NTp) + NEpTp (15) 
The parameters used for the purposes of simulation are; Ei (active state power) = 
1W, Ep (power for processing a packet) = 2W, Ew (power during transit - low to high) = 
2W, and Es (sleep state power) = 0.1W. During the simulations the packet processing 
time Tp was set to 0.00012s (1500 MB packet at a 100 Mbps interface, time for 
processing a packet is 0.00012s (1500 * 8 / (100 * 10^6)). 
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4.2 Methodology and simulation of power management based on buffer 
insertion between communicating devices 
4.2.1 Multiple variable rates for producer and consumer 
The producer and consumer both may support multiple variable rates. Hence they 
have different data consumption rates, turn-on energy and energy consumption per byte 
values.  
We have considered the case, where  
w1 < v2 < v1 < w2        (16) 
v1 and v2 are the variable speed of operation of the producer, and w1 and w2 are 
the variable speeds of operation of the consumer. In the present context producer is that 
device within the system which generates the data, and the same is transferred to the 
consumer, for further processing. The processor and hard-disk of a system form a 
producer-consumer pair, so which the data is being processed by the processor, the same 
gets stored at the hard-disk, while both these devices operate at different speeds.  
The goal is to determine the optimum figures for energy savings.  
The data in the buffer grows at the rate of v1 – w1 during t1 and declines at the 
rate of w2 – v2 during the time period t2.  
Rate v1
Rate v2
Rate w1
Rate w2
Buffer 
Producer Consumer
Variable rates of operation of the producer and consumer
 
Figure 4-2 Multiple rates of operation of the producer and consumer 
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Because the consumer is never turned off, no energy is incurred as part of turning 
on and off the consumer. However, changing from one data consumption to the other has 
overhead. Let er be the energy needed to change from rate w1 to w2. (Assuming that the 
same amount of energy is needed to change from w2 to w1. Let T be the length of the 
period: T = (t1 + t2).  
Variations:  
(v1  - w1) t1  = m = (w2 – v2) t2 (17) 
    
     –       
        
  (18) 
We have (t1 + t2) = T.  
  
       
        
         
  
                     
       
    
  
                 
       
    
      
        
              
 (19) 
Similarly,    is derived as; 
      
        
       
    
      
        
       
   
        
              
  
      
        
              
   (20) 
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Data stored in Buffer
t1 t2
time
m
 m - (ω2 – ν2) t
Buffered data with multiple variable data 
production and consumption rates. 
 (ν1 – ω1) t
 
Figure 4-3 During time interval t1, the buffer data increases at a rate of (v1 – w1)t, and 
during interval t2, the data decreases at a rate of (w2 – v2)t 
And, deriving  in terms of  ,  ,   ,   ,    .  
               
              
        
              
  
   
                 
              
 (21) 
The amount of data produced in a period is,  
                            (22) 
The amount of data produced within a period, i.e. (t1 + t2) is, the area of the 
triangular portion as is shown in Figure 4-3. The highlighted sections show the data 
within a buffer at any given time within a cycle. The shaded areas (green and blue) show 
the buffer fill rate and the buffer depletion rate within a particular cycle. The buffer 
continues to accumulate data till it reaches the threshold value of m. The buffer fill rate 
in the first half of the cycle, from the perspective of producer is v1 for duration of t1 
seconds and the buffer depletion rate in the second half of the cycle is v2 for duration of 
t2 seconds. The sum of these constitutes the net data accumulated within the buffer, i.e. 
(v1.t1 + v2.t2). Alternately, from the perspective of the consumer, the rate is w1 for 
duration of t1 seconds in the first half of the cycle and it is w2 for duration of t2 seconds 
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in the second half of the cycle. The sum of these constitutes the net data accumulated 
within the buffer, i.e. (w1.t1 + w2.t2). 
The total energy consumed in one period is; 
(                    
 
 
  ) (23) 
The average energy per byte of data is,  
{
(                    
 
 
  )
           
⁄ } (24) 
          
        
              
          
        
              
  
Equates to;  
           
            
              
  (25) 
Calculating the numerator of Equation (24), gives 
(                    
 
 
  ) (26) 
Where   is the sum of ec, e and 
  
 
 i.e., consume, store, read and static energy 
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} (27) 
Equation (24) becomes 
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Replacing the value of m in Equation (24) gives 
(  
                 
              
)  
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We find the time period of the calculation for the minimum average energy by 
differentiating the above equation w.r.t , T and ;  
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 (29) 
4.2.2 Case study of Intel processor and hard disk with different speeds of 
operation 
Data from the Intel Celeron U3000 series Processor (64 bit processor). 
Table 4-1 Parameters from Intel Celeron U3000 processor for HFM and LFM 
(Gunaratne, 2006) 
 Frequency Vcc Iccmax Icc (idle) Max 
Power 
(W) 
Idle 
Power 
Freq. of 
supported 
DDR3 memory 
High 
Frequency 
(HFM) 
1.06 GHz 1.4 V 48 A 0.3 A 67.2 W 4.2 W 1066 MHz 
Low Frequency 
(LFM) 
667 MHz 1.0 V 18 A 0.3 A 18 W 0.3 W 800 MHz 
 
Formula for data processing rate = [no. of bits] * Frequency of Processor.  
In our case, we have a 64 bit processor.  
1. Data processing rate for the high frequency mode = 64 * 1.06 GHz = 67.84 
Gbps. Expressed in terms of bytes = 8.48 GBps. (Giga Bytes per second).  
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2. Data processing rate for the low frequency mode = 64 * 667 MHz = 42.688 
Gbps 
Expressed in terms of bytes = 5.336 GBps (Giga Bytes per second).  
Static power of the Intel Celeron Processor; 
1. Low Frequency mode = 1.4 V * 0.3 A = 0.42 W 
2. High Frequency mode = 1.0 V * 0.3 A = 0.3 W 
Table 4-2 Parameters (Joules/byte) for the Intel Celeron processor w.r.t the data rate 
 Max Power (W) Data Rate (GBps) Energy (J/B)  
Max Power / Data Rate 
HFM 67.2 8.48 7.92 e-9 
LFM 18 5.336 3.37 e-9 
 
Data from DDR3 Memory: 
The operation of DDR3 device is similar to DDR2. For both devices, the master 
operation of the DRAM is controlled by the clock enable (CKE). 
If CKE is low, the input buffers are turned off. To allow the DRAM to receive 
commands, CKE must be high, thus enabling the input buffers and thus propagates the 
command/address into the logic/decoders on the DRAM.  
During normal operations, the first command set to the DRAM is typically an 
ACT command. This command selects a bank and row address. The data which is stored 
in the cells of the selected row is then transferred from the array into the sense 
amplifiers. After ACT operation only Read and Write are to be done. To maintain the 
state of the memory, there is always some back ground power consumption during the 
idle period.  
The total power consumption of the 1066 MHz, 1Gb DDR3 memory is as 
calculated below. Refer to page 22 and 23 of Micron Data Sheet. (Micron, 2007) 
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4.2.2.1 Background Power: 
Psys (PRE_PDN)  0.0 mW 
Psys (PRE_STBY) 18.6 mW 
Psys (ACT_PDN) 0.0 mW 
Psys (ACT_STBY) 91.4 mW 
Psys (REF)   3.5 mW 
Total Background Power = 113.5 mW 
4.2.2.2  Active Power: 
Psys (ACT)   123.2 mW 
RD/WR and Terminate Power: 
Psys (WR)  57.8 mW 
Psys (RD)  71.4 mW 
Psys (DQ)  26.5 mW 
Psys (TERM)  43.6 mW 
Total RD/WR/Terminate Power = 199.3 mW 
Hence the total power for the 1GByte DDR3 memory is the sum of all three 
components and is 435.9 mW. 
Table 4-3 Parameters for the Micron DDR3 memory (Gundlach et al., 2004) 
 Frequency 
of 
Processor 
Frequency 
of 
Supported 
DDR3 
Memory 
(A) 
Memory 
Size (B) 
Power 
Consumption 
(C) 
Data Rate 
To/From 
Memory – 
Processor 
(D = 
2*A*B) 
Data 
Rate 
(MBps) 
E = 
D/8. 
Energy/Byte 
 
F = C/E.  
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High 
Frequency 
(HFM) 
1.06 GHz 1066 MHz 1 Gb 436 mW 2.132 Gbps 266.5 
Mbps 
1.64 e-9 J/B 
Low 
Frequency 
(LFM) 
667 MHz 400 – 800 
MHz 
(667 MHz) 
1 Gb 436 mW 1.334 Gbps 166.75 
Mbps 
2.61 e-9 J/B 
 
In the column 6, factor of 2 is used, since it is dual channel memory (2 * A * B). 
The maximum reading and writing data rates are to be taken from the value of D. 
1. Static power of DDR3 memory = 113.5 mW. 
2. Static Power of DDR3 per byte = 113.5 mW/1GB = 1.135 e-10 watt/byte. 
Data from Phison Hard Disk: 
Reading and the writing Speeds are different. So we can take 4 cases. SLC stands 
for single level cells and MLC stands for multi level cells. MLC is denser than SLC, and 
SLC is always faster than MLC. 
Table 4-4 Power consumption parameters from the Phison 2.5” hard disk (Winston and 
Goldberg, 1994) 
 operation 
Data rate 
(MBps) 
[A] 
Size of 
memory 
Idle Power 
(Idle 
current*4V) 
[B] 
Active 
Power(Active 
current*4V) 
[C] 
Total 
power 
D=B+C 
Energy/Byte 
F=D/A 
SLC 
Read 67 64GB 1.2W 1.6W 2.8W 4.18e-8 J/B 
Write 37 64GB 1.2W 1.6W 2.8W 7.56e-8 J/B 
MLC 
Read 60 64GB 1.2W 1.6W 2.8W 4.67e-8 J/B 
Write 16 64GB 1.2W 1.6W 2.8W 17.5e-8 J/B 
 
The static power of the Phison hard disk = 1.2 W 
Static Power of the Phison hard disk per byte = Idle Power/Storage capacity 
= 1.2 / 64 GB = 1.875 e-11 Watt/Byte  
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5 Results and Discussion 
This chapter includes research results, analysis and discussion. The research results are 
linked to the research activities described in Chapter 4 and discussed in the context of 
findings obtained from the literature and reported in Chapter 2. 
5.1 Priority Queuing and Scheduling Algorithm Simulation 
Opnet Modeler v16 simulation scenario includes a FTP client, HTTP client, two 
VoIP application, video server and server configured to respond to both the HTTP and 
the FTP clients.  
 
Figure 5-1 Simulation scenario for Priority Queuing and Scheduling Algorithm 
The link between the router has been configured to compare the statistics for 
FIFO, PQ and WFQ queuing disciplines, based on the type of service field. For the FTP 
application, the type of service field is set to excellent effort, the video application has 
been set to streaming multimedia, the voip applications for interactive voice, the HTTP 
application for excellent effort. 
A. FTP application configuration  
The file transfer size has been set to as 1000,000 bytes and the interarrival time is 
set to as (constant) 10 seconds. The configuration is shown in Fig. 5-2. 
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B. Video application configuration 
For the video application, the interarrival time is set to as 10 frames/sec, and the 
size is set to as 128x120 pixels. For the HTTP application, the object size is (constant) 
1000, and the page interarrival time is set to as (exponential) 60.   
 
 
Figure 5-2 FTP and Video application configuration 
For the video server the configuration details are, type of service is streaming 
multimedia (4). The other available options are best effort(0), background (1), standard 
(2), excellent effort (3), interactive multimedia (5), interactive voice(6), and reserved (7), 
in the increasing order of their priorities.  
C. VOIP Application configuration  
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Figure 5-3 VoIP and HTTP application configuration 
D. HTTP application configuration 
For the HTTP, the configuration details are, type of service field is set to 
excellent effort (3), for the FTP application also the type of service field is set to 
excellent effort (3). For the VoIP, the type of service field is set to as interactive 
voice(6), since it is real time and requires guaranteed service for proper communication.  
5.2 Priority Queuing and Scheduling Algorithm Results and Discussion 
In all of the these applications, the queues are getting serviced based on the type 
of service field that has been set for the priority queuing schedules.  
The various QoS schemes that are available for configuring the links are FIFO, 
WFQ (class based), Priority queuing, Weighted round robin and custom queuing. We 
have configured three scenarios separately for FIFO, PQ, and WFQ and run the 
simulation for 20 minutes each, and collected the statistics as is being shown in the 
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results section. The link between the two routers acts as the bottleneck node where the 
QoS schemes are being implemented. Figure 5-4 shows the graphs for the IP Packet drop 
rate (packets/sec) compared between FIFO, PQ and WFQ. As shown, the IP packet drop 
rate is highest in the case of FIFO, followed by WFQ and then by PQ. The drop rate for 
the respective queues remains constant over the period of simulation.  
IP Packet Drop Rate (packets/sec)
Queues-Queue4_FIFO.DES-1
Queues-Queue4_PQ.DES-1
Queues-Queue4_WFQ.DES-1
 
Figure 5-4 IP Packet drop rate (packets/sec) 
Probability Density of IP Traffic Dropped 
(Packets/sec) 
Queues-Queue4_FIFO.DES-1
Queues-Queue4_PQ.DES-1
Queues-Queue4_WFQ.DES-1
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Figure 5-5 Probability Density Function of IP packets dropped 
Probability density function of the IP traffic dropped (packets/sec), with the 
number of sample points as 500 and the smoothing window size (points) as 3.0. The 
graphs are as is shown in Fig 5-5.  
Voice Packet End to End Delay (sec)
Queues-Queue4_FIFO.DES-1
Queues-Queue4_PQ.DES-1
Queues-Queue4_WFQ.DES-1
 
Figure 5-6 Voice application packet end to end delay 
The voice application packet end-to-end delay (sec) is shown in Fig. 5-6. As 
shown in the figure, the voice application packet end-to-end delay is maximum in the 
case of First in First out queues, followed by the Priority Queues, followed by the 
Weighted Fair Queuing Scheme.  
The Fig 5-7 shows the Video Conferencing Packet End-to-End Delay statistics 
and Video Conferencing Traffic Received statistics (bytes/sec). The packet end-to-end 
delay has got similar values in case of all these queuing algorithms, whereas there are 
some variations in the traffic received statistics. The traffic received values reach a peak 
value for First in First out and Weighted Fair Queuing, at the same time, and then settle 
at some steady values. Priority Queuing has almost half the peak value compared to 
FIFO, and WFQ, and it quickly settles to a steady value. 
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Queues-Queue4_FIFO.DES-1
Video-ConferencingPacket End-to-End Delay (sec)
Video-ConferencingPacket End-to-End Delay (sec)
Queues-Queue4_PQ.DES-1
Video-ConferencingPacket End-to-End Delay (sec)
Queues-Queue4_WFQ.DES-1
Video-Conferencing Traffic Received (bytes/sec)
Queues-Queue4_FIFO.DES-1
Video-Conferencing Traffic Received (bytes/sec)
Queues-Queue4_PQ.DES-1
Video-Conferencing Traffic Received (bytes/sec)
Queues-Queue4_WFQ.DES-1
 
Figure 5-7 Video Conference packet end to end delay (sec) and traffic received (bytes/sec) 
5.3 Simulation for a comparison of Queuing Disciplines for Fiber to the 
Home Networks 
 
Figure 5-8 FTTH Simulation setup 
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The simulation scenario was set up in the Opnet Modeler 16.0, and comprised of 
six servers configured to run Voice over IP (VoIP), Web Browsing, E-mail, Database, 
Video, and FTP services. The servers were connected to each other and the other users 
through the medium of Ethernet switch, and passive optical splitter (Aboelela, 2011). 
The passive optical splitter as shown in Fig.5-8 is connected to 15 users in the local area 
network.  
Table 5-1 Configuration Details of Voice over IP 
Encoder Scheme Voice Frames 
per packet 
Type of 
Service 
Traffic 
Mix(%) 
Compressi
on Delay 
(seconds) 
G.711 1 Interactive 
Voice (6) 
All 
Discrete 
0.02 
 
Table 5.1. shows the configuration details of the Voice over IP. The encoder 
scheme is G.711. The voice frames per packet is 1. The type of service field is set to be 
Interactive voice, the compression delay is 0.02 s and the decompression delay is 0.02 s. 
The type of service (ToS) field can be configured with the following priority list; (a) 
Best Effort, (b) Background, (c) Standard, (d) Excellent Effort, (e) Streaming 
Multimedia, (f) Interactive Multimedia, (g) Interactive Voice, (h) Reserved. 
Table 5-2 Configuration details of Web Browsing server 
Page Interarrival Time 
(seconds) 
Page Properties Type of Service 
Exponential (10) Object size – (1000). 
objects per page –(1) 
Large Image. Number of 
objects per page – constant 
(7). 
Standard (2) 
 
The configuration details for the web browsing are as shown in the Table 5.2. 
The HTTP specification is 1.1. The page inter-arrival time is set to exponential growth 
with an inter-arrival time of 10 s. The type of service field is set to standard, the page 
comprises of constant object size of size 1000 bytes and one object per page, whereas the 
number of large images is constant at seven per page.  
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Table 5-3 Configuration details of the E-Mail server 
Send Interarrival Time 
(seconds) 
Receive Interarrival 
Time (seconds) 
E-mail Size (bytes) Type of Service 
Exponential (360) Exponential (360) Constant (2000) Excellent Effort (3) 
 
The configuration details for the E-mail server is as shown in the Table 5.3. The 
email sizes is set to constant at 2000 bytes and the send and receive inter-arrival times 
are set to be exponential in distribution with a value of 360. The type of service is set to 
excellent effort.  
The configuration for the database server is as shown in the Table 5-4. The 
transaction size is set to be constant size with 512 bytes, and inter-arrival time with 
exponential distribution 12. The type of service is set to be background. 
The configuration for the video conferencing is as follows, the frame size is 128 
X 240 pixels, and the frame inter-arrival time is set to 15frames/s. The type of service 
field is set to streaming multimedia.  
Table 5-4 Configuration details of the Database server 
Transaction Mix 
(Queries/Total trans) 
Transaction Interarrival 
Time (seconds) 
Transaction Size 
(bytes) 
Type of Service 
100% Exponential (12) Constant (512) Background (1) 
 
Table 5-5 Configuration details of the FTP server 
Command Mix 
(Get/Total) 
Inter-Request Time 
(seconds) 
File Size (bytes) Type of Service 
50% Exponential (360) Constant (50000) Excellent Effort (3) 
 
The FTP server is configured to have the file size of 50,000 bytes, and an inter-
request time with a distribution of exponential (360). The type of service field is 
configured for excellent effort. 
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5.4 Comparison of FTTH Queuing Disciplines Results and Discussion 
Ethernet Delay (sec)
traff_mgmt_in_PON-PON 15 users same data link DWRR-DES-1
traff_mgmt_in_PON-PON 15 users same data link FIFO-DES-1
traff_mgmt_in_PON-PON 15 users same data link WFQ-DES-1
 
Figure 5-9 Global Statistics of Ethernet Delay (s) 
Ethernet delay statistics has been captured for the simulation scenario for 15 
users and for the scheduling schemes of deficit weighted round robin (DWRR), First in 
first out (FIFO), and weighted fair queuing (WFQ) (Modeler, 2011). At the simulation 
run time of 2 min and 25 s, the Ethernet delay for the FIFO scheduling algorithm has 
been observed to the highest at a value of 0.52 ms, at the same period, the Ethernet delay 
for a DWRR scheme is observed to be 0.46 ms, as shown in Fig 5-9. The maximum 
Ethernet delay observed for a DWRR scheme is 0.48 ms, at the simulation time of 2 
mins. Whereas the maximum Ethernet delay for the WFQ scheme is also observed to be 
0.48 ms, at the simulation time of 2 min 45 s.  
The voice application, packet end to end delay for all the three scheduling 
algorithms is observed to be close to 60 ms in the simulation. However, the maximum 
delay is observed at different time periods within the simulation. For the DWRR, the 
maximum delay was observed at 2 min 35 s into the simulation, whereas for the FIFO, 
the delay was observed at 2 min and 55 s into the simulation, and for the WFQ, the 
maximum delay is observed at 2 min 52 s into the simulation, as shown in Fig 5-10.  
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Voice Application.Traffic Received (bytes/sec)
traff_mgmt_in_PON-PON 15 users same data link DWRR-DES-1
traff_mgmt_in_PON-PON 15 users same data link FIFO-DES-1
traff_mgmt_in_PON-PON 15 users same data link WFQ-DES-1
 
Figure 5-10 Voice Application Traffic Received (Bytes/sec) 
Client Http.Traffic Received (bytes/sec)
traff_mgmt_in_PON-PON 15 users same data link DWRR-DES-1
traff_mgmt_in_PON-PON 15 users same data link FIFO-DES-1
traff_mgmt_in_PON-PON 15 users same data link WFQ-DES-1
Annotation: Web Browsing / Web Browsing
Annotation: Web Browsing / Web Browsing
Annotation: Web Browsing / Web Browsing
 
Figure 5-11 Client HTTP Traffic Received (Bytes/sec) 
The traffic received characteristics for the voice traffic were found be almost 
constant in the case of all the three scenarios, the weighted fair queuing, the first in first 
out, and the deficit round robin scheduling, as shown in the Fig. 5-10.  
The client HTTP traffic received characteristics (bytes/s) is as shown in Fig. 5-
11. The maximum traffic received was observed in the case of DWRR scenario, 31,000 
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bytes/s at the simulation run time of 2 min and 7 s. The maximum traffic received for the 
FIFO scenario was observed to be 25,000 bytes/s at the simulation time of 2 min 40 s, 
and for the WFQ was observed to be 19,000 bytes/s at the simulation run time of 3 min. 
Video Conferencing.Traffic Received (bytes/sec)
traff_mgmt_in_PON-PON 15 users same data link DWRR-DES-1
traff_mgmt_in_PON-PON 15 users same data link FIFO-DES-1
traff_mgmt_in_PON-PON 15 users same data link WFQ-DES-1
 
Figure 5-12 Video Conferencing traffic received (Bytes/sec) 
The video conferencing traffic received (bytes/s) is as displayed in the Fig. 5-12. 
The FIFO scenario was observed to have the maximum (95,000 bytes/s) characteristics 
followed by the DWRR scenario (77,000 bytes/s) and both of which was observed at the 
simulation run time of 2 min 15 s.  
The global statistics of the campus network for the FTP server for traffic received 
is displayed in Fig. 5-13. The DWRR scenario was observed to have the maximum 
traffic received characteristics followed by the FIFO, and closely followed by the WFQ 
scenario at different simulation times. The DWRR scenario is observed to have the peak 
FTP traffic received characteristics of 28,050 bytes/s at the simulation time of 1 min and 
50 s, the FIFO scenario was observed to have the peak FTP traffic received 
characteristics of 28,000 bytes/s at the simulation time of 1 min and 55 s. The WFQ was 
scenario was observed to have the peak traffic received characteristics of 27,900 bytes/s 
at the simulation time of 2 min and 45 s.  
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Server Ftp.Traffic Received (bytes/sec)
traff_mgmt_in_PON-PON 15 users same data link FIFO-DES-1
traff_mgmt_in_PON-PON 15 users same data link WFQ-DES-1
Annotation: FTP
traff_mgmt_in_PON-PON 15 users same data link DWRR-DES-1
Annotation: FTP
Annotation: FTP
 
Figure 5-13 Global statistics of FTP server traffic received (Bytes/sec) 
The global statistics for the FTP server in respect to the traffic sent characteristics 
for the DWRR scenario is observed to have the maximum value of 83,000 bytes/s at the 
simulation time of 1 min 45 s. The FIFO scenario is observed to have a maximum traffic 
sent characteristics of 55,000 bytes/s at the simulation time of 1 min 50 s. The DWRR 
and the FIFO scenarios both are observed to have the peak traffic received characteristics 
of 13,500 bytes/s at the simulation time of 1 min 50 s.  
 
5.5 Access Network Energy Efficient Dynamic Power Scaling Results 
and Discussion 
Fig 5.14 below shows a plot of the total power consumed in the active and sleep 
modes. In the active mode, the system or the network interface stays awake for the entire 
duration. The power consumed is the sum of the power consumed as part of the (i) 
system staying in the active mode and (ii) power consumed processing packets.  
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Figure 5-14 Power Consumption v/s time to process a packet 
The sleep mode power consumption was observed as 1.44875W for a transition 
time of 0.001s and increasing linearly to 2.88647W for a transition time of 0.03s. The 
power consumed for active mode remained constant, and the value is the sum of the 
power consumed in the active mode and the sum of the power consumed processing 
packets, as shown in Fig. 5-15. 
 
Figure 5-15 Power saving (active – sleep) v/s time to process a packet 
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The net power savings, which is the difference in the power consumed during the 
active and the sleep modes, decreases with the increase of the transition time. Since the 
power consumption of the sleep mode increases with the increase in the transition time, 
the net difference decreases. The value of the net power saving was observed to be 
1.57107W for a transit time of 0.001s, and 0.13335W for a transit time of 0.03s.  
Fig. 5-16 shows the power consumed during the active and sleep modes with a 
varying number of packets processed. As the number of packets processed increases, the 
energy consumed in both the active and sleep modes increases.  
For the simulations the number of packets processed was varied from 30 to 50 
incrementing by steps of 2. In 60% of the cases, the power consumed in the sleep mode 
was found to be less and hence resulting in power savings. In some circumstances the 
power consumed in the sleep mode exceeded the power consumed during the active 
mode, due to the increase in the number of transitions as the number of packets 
processed was increased. The power consumed in the active mode was found to be 
3.01982W, for 30 packets, and increased to 3.78159W for 48 packets processed.  
The value of the power consumed during the sleep mode was found to be 
2.88647W for 30 packets processed and increased to 3.86232W for 48 packets 
processed. 
 
Figure 5-16 Power v/s No. of packet processed 
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Fig. 5-17 shows the power consumption values for varying packet inter-arrival 
times. The mean value for the inter-arrival times was varied from 0.045s to 0.095s with 
increments of 0.005s.  
The total number of packet processing requests was varied from 30 to 50. The 
energy consumption increases with the increase in the mean value, since the system has 
to be operating for longer time duration to process the same number of packet processing 
requests, in both the active and the sleep modes.  
 
Figure 5-17 Power v/s mean-value (for exponential inter-arrival) N = 30 
The power consumption during the active mode increased from 2.47207W (mean 
value of 0.045) to 4.25084W (mean value of 0.095). The corresponding power 
consumption values for the sleep mode were 2.57162W (mean value of 0.045) and 
gradually increasing to 3.03515W (mean value of 0.095). The total power savings at this 
range was 1.21569W (Pactive - Psleep).  
Similarly, the net power consumption during the active mode for 40 packets 
processed was 3.05091W (increased by a value of 0.57884W from the value observed 
for 30 packets processed) as shown in Fig. 5-18. The power consumption increases to 
6.91484W with the mean value of 0.095. The equivalent power consumption values for 
sleep mode are 3.28945W (for a mean value of 0.045) and 4.57328W (mean value of 
0.095). The effective power saving found was 2.34156W. 
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Figure 5-18 Power v/s mean value (for exponential inter-arrival) N = 40 
5.6 Priority Based Energy Efficient Dynamic Power Scaling Results and 
Discussions 
Fig. 5-19 shows the Energy consumption values with varying number of packets 
processed. The simulation was carried out by increasing the number of packets processed 
(and hence inter-arrivals) from 25 to 40, by steps of 1. The resultant power saving was 
also observed to increase with the increase in the number of packets processed. The 
Total energy consumption in the active state with 25 packets processed was 2.2001 W 
and in the sleep state was found to be 2.11611. The effective power savings was 0.084. 
The total energy consumption during the active state, with 40 packets processed was 
found to be 3.05091, and the corresponding energy consumption with the sleep modes is 
2.91441. The difference between the same and hence the effective power savings was 
0.1365W.  
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Figure 5-19 Power consumption v/s no. of packets processed 
Hence the energy difference was observed to increase from 0.084 to 0.1365 with 
the number of packets processed increasing from 25 to 40. The rise in the power savings 
can be attributed to the fact that, with the growth in the inter-arrival there is also a rise in 
the frequency of sleep or active states. So, with the increase in the number of sleep 
states, with each of these inter-arrivals, the aggregated duration of sleep time also 
increases, and hence these is an increase in the energy savings as per the simulation 
results. 
Fig. 5-20 displays the simulation results of the varying mean which is required 
for generating the exponential random inter-arrival periods, versus the calculated power 
consumption in the active and sleep states.  
The energy consumption within the active and the sleep states are both found to 
be on the rise, with the increase of the mean value, with an almost constant difference. 
The mean values were varied from 0.025 till 0.095 with a step increase of 0.005. The 
energy consumed with the mean value of 0.025 was found to be 1.69922 W in the active 
state and the corresponding value in the sleep state was found to be 1.58975. The 
effective energy savings for the same was calculated to be 0.10947. The highest value of 
the mean was 0.095, in the simulation parameters and the corresponding energy 
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consumption values in the active and sleep states was found to be 4.90602 and 4.76952, 
which calculates to an energy differential of 0.1365. 
 
Figure 5-20 Power Consumption v/s mean inter-arrival time 
Variations are observed within the active and sleep states, as seen in the graph. 
While there is a peak of the power consumption values (in both states) for a mean value 
of 0.075, the same undergoes a drop and increase again, with the changing values of the 
mean value for inter-arrival. The same is attributed to the fact that, while a rise in inter-
arrival mean could imply increased number of the sleep and active states, however with 
the limiting value of the priority time, set to 0.025s (or 25 ms), there is a cap on the 
duration for which the device can be operational within the sleep and active states. And 
so, based on the random value of the actual and forecasted inter-arrival period and the 
limiting value of the priority time, the power consumption within the active and sleep 
states is found to be varying. 
Fig. 5-21 shows the power consumed during the active and sleep modes with a 
varying number of packets processed. As the number of packets processed increases, the 
energy consumed in both the active and sleep modes increases.  
For the simulations the number of packets processed was varied from 30 to 50 
incrementing by steps of 2. In 60% of the cases, the power consumed in the sleep mode 
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was found to be less and hence resulting in power savings. In some circumstances the 
power consumed in the sleep mode exceeded the power consumed during the active 
mode, due to the increase in the number of transitions as the number of packets 
processed was increased. The power consumed in the active mode was found to be 
3.01982W, for 30 packets, and increased to 3.78159W for 48 packets processed. The 
value of the power consumed during the sleep mode was found to be 2.88647W for 30 
packets processed and increased to 3.86232W for 48 packets processed. 
Fig. 5-21 displays, the graphs plotted for the varying priority time versus the 
power consumption values in the active and the sleep states. The priority time is the 
limiting value of the duration of the sleep time, or the time period for which the system 
can be put into power saving mode. The priority time was varied from 0.025 s (25 ms) 
till 0.095 s in incremental steps of 0.005.  
The total power consumption as calculated in the simulation during the active 
state for a priority time of 0.025 was found to be 3.05091 W and the corresponding value 
of power consumption in the sleep state was found to be 2.91441 W. The difference and 
the effective energy savings was observed to be 0.1365 W. The highest value of the 
priority time used within our simulation is 0.095 s (95 ms) and the values power 
consumption within the active and sleep modes are found to be 2.32896 W and 1.49674 
W respectively. The maximum value of the active state energy was observed for a 
priority time of 0.075 s. The lowest value of the power consumption in the sleep states 
was observed to be 1.36807 W for a limiting value of the priority time at 0.080 s. 
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Figure 5-21 Power consumption v/s priority allowable time 
Beyond the priority time of 0.055 S, the power consumption values for the sleep 
states are found to be normalizing across 1.5 W, with a maximum value of 1.69008 W 
and an observed minimum value of 1.36807 W. The maximum energy savings was 
found to be 1.7395 for a priority limiting value of 0.075 s.  
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6 Conclusion 
The research program objectives included an analysis of existing link control and 
power reduction approaches and development of a new novel approach for reducing link 
energy utilisation by utilising intermediate buffers to permit burst operation of links that 
are maintained in low power states between operating periods. The research outcomes 
have been published in four peer reviewed papers. 
The research considered the need to identify new approaches to make the 
network more energy efficient, as the exponential growth of the network has led to a 
corresponding exponential use of energy. Identifying new approaches to improve the 
energy efficiency of systems is an important research topic, and its benefit to consumers 
and industry would eventuate from this research. 
This thesis presents analytical modelling of the energy efficient characteristics for 
an Ethernet Access Network. The simulation results demonstrate that the approached 
developed during the research program utilising power saving modes of operation, under 
low load conditions provided the maintenance of performance for fixed quality of service 
delay constraints. Statistics have been collected for various values of the maximum 
allowable delay per processed packet for differentiated services and utilising the packet 
priority. In order to prevent the degradation of service quality, the use of quality of 
service constraints ensures that the estimated duration of the sleep period does not 
exceed a specified maximum allowable delay limit, for a given flow. The simulation 
results and graphs validate the feasibility of the proposed model.  
The research results were presented in the International Journal of Computer 
Applications (IJCA 2012), vol. 54, no. 12, September 2012. The paper is provided in 
Appendix A. The research results in relation to Energy Efficiency in Access Networks 
were presented at the Australasian Telecommunication Networks and Applications 
Conference (ATNAC 2012), at Brisbane, Australia in November 2012. The paper is 
provided in Appendix B. The research results related to Queuing Disciplines in Fiber to 
the Home Networks were presented at the IEEE International Conference on Computer 
and Information Sciences (ICCIS 2012), at Kuala Lumpur, Malaysia in June 2012. The 
conference paper is included in Appendix C. The research results related to Priority 
Queuing and Scheduling Algorithm Analysis using Opnet was presented at the 
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International Conference on Computer and Automation Engineering (ICCAE 2012), at 
Mumbai, in February 2012 (Rakesh K. Pradhan and Gregory., 2012). The paper is 
included in Appendix D. 
The results provided in this thesis include: 
 A comprehensive literature review of the Energy Efficient Modelling for Ethernet 
Access Networks.  
 Dynamic Power Scaling for Access Networks with the inclusion of priority 
traffic scheduling.  
 Pre-computed and coordinated implementation of a low power of sleep mode can 
lead to considerable energy savings.  
 Power Management Scheme for the internal components of a computer system, 
by introducing intermediary buffer.  
 To manage the trade-off for different devices with variable operational speeds 
and utilizing it for power savings.  
 Priority Queue Scheduling Schemes and traffic management for HTTP, FTP, 
VoIP and Video traffic sources simulated in the Opnet Modeler. 
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7 Future Work 
The research presented in this thesis provides opportunities for future work. The 
quest for energy efficient network devices includes many hurdles that are yet to be 
overcome. During this research several aspects of the work carried out highlighted the 
need for future work including: 
 A realistic and improved traffic source generator to facilitate improved 
simulation outcomes. It would simulate the self similar traffic pattern (with 
Hurst parameter) and act as an improvement over the exponential distribution, 
for cases related to energy savings.  
 The queue scheduling mechanisms used for the traffic management can be 
modified to replicate clusters of servers and clients based on Markov models.  
 The prediction mechanism used for dynamic power management in our case is 
exponential smoothing. As part of future research, improved mechanisms for the 
idle time prediction can be used, such as weighted moving average or Double 
(Holt's) exponential smoothing. The design and simulation needs to account of 
the same and modify the associated parameters corresponding to the forecast 
values, smoothing constant and weight.  
 In our work we have considered buffer insertion between the internals of a 
computing devices operating at variable speeds. Further research can be done by 
inclusion of the Network Interface card (NIC). The potential operational speeds 
to ensure optimal performance and size of buffer can be re-modelled, to match 
with the IEEE 802.3az standards for Energy Efficient Ethernet.  
 The Dynamic Power management mechanism with buffer insertion can also be 
extended to include prioritized traffic. Quality of service (QoS) and Service 
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Level Agreement (SLA) based constraints can be adhered to, by replicating the 
traffic flows corresponding to real time (RT), and non-real time services (NRT). 
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Abstract— As part of the energy efficient system 
modeling, which is of interest amongst all areas of 
research in industry and academia, this paper 
proposes a design of energy efficient Ethernet 
access system. The model estimates the feasibility of 
operating the network interface component under 
power saving modes, without compromising on the 
quality of service. In order to prevent degradation 
of the service quality, the constraint ensures that 
the estimated duration of sleep time does not go 
beyond a certain threshold parameter, or 
maximum allowable delay limit per packet 
processed, within a given flow. The allowable limit 
or threshold value of the delay is fixed across each 
flow and corresponds to its priority tag, where a 
higher priority means, lower allowable delay. 
Simulations have been carried out for the algorithm 
and graphs plotted, to validate the feasibility of the 
proposed model. 
 
Index Terms— Energy Efficient Systems, Access 
Networks, Exponential Smoothing, Active and 
Sleep State 
1. Introduction 
The global CO2 emissions due to ICT 
equipment alone is estimated to be 2% 
worldwide and is expected to grow to 4% by 
2020 as recent studies have suggested [2-3]. ICT 
has traditionally enjoyed the reputation of being a 
green technology as is obvious with the 
infrastructure supporting voice and video 
conferences, online meeting and training 
facilities, which saves considerable energy in 
commuting across locations and hence has a 
positive impact on the environment and nature. 
But with the massive growth of internet and 
ubiquitous nature of internet enabled devices, has 
raised the concerns of energy consumption in the 
ICT sector. Energy efficient system design and 
dynamic power scaling has been the interest of 
researchers across all fields. A part of the current 
research focuses on enabling energy saving 
techniques across the underutilized customer 
premise access equipment‟s. A pre calculated and 
coordinated decision of low power states, based 
on arrival pattern can lead to considerable power 
savings when aggregated over a period of time. 
While the decision of enabling energy efficient 
modes is of important, simultaneously the 
algorithm needs to ensure that degradation in 
service quality due to additional delay is kept to 
minimal. 
2. Background Study 
Research done by Christensen et al. [9-10] has 
led to the standardization of the IEEE 802.3az 
Ethernet standard, which defines the low power 
idle state and the active modes of operation, with 
a refresh timer to keep the current status of the 
system synchronized.  
Between power management and performance, 
there exists an inherent conflict as it is 
understood, that the more power that is available 
to a system, the better is its performance. So, 
during the times that performance is less critical, 
power management techniques can be applied. 
And that essentially means, a suitable technique 
must be in place which decides the performance 
requirements of a system at any point in time and 
hence applying the appropriate power reduction 
technique.  
Yao et al. 0 have proposed an optimization 
problem, where the objective is to minimize the 
energy consumption based on the deadline 
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feasibility. The algorithm proceeds through a 
series of iterations, and in each interval the tasks 
are scheduled based upon earliest deadline first, 
within the limitations of the intensity interval. 
The intensity of the interval is the sum of the 
work times of all the tasks.  
Any scheduling problem can be considered 
parallel as a energy management or a temperature 
management problem. The model is based on a 
dual optimization problem, where the objectives 
are quality of service and energy or temperature 
minimization.  
In 0 the authors have proposed the introduction 
of energy-awareness into control plane protocols 
whose goal is to properly condition all the 
route/light path selection mechanisms on 
relatively coarse time scales by privileging the 
use of renewable energy sources and ether 
efficient links/switching devices. By combining, 
the notable features that a comprehensive energy 
aware network model should have and put them 
into a constrained routing and wavelength 
assignment problem framework.  
The ILP formulation while effective in its 
formulation and descriptive power is inherently 
static and hence implies a-priori knowledge of 
the entire traffic matrix to be solved at optimum. 
The objective is to route the requested light paths 
so that the overall network GHG emissions are 
minimized.  
Dhiman et al. 0 have proposed a mechanism of 
dynamic power management using machine 
learning. Dynamic power management relies on 
the policy of selective shutdown of the system 
components when idle in order to reduce the 
power dissipation. The policy must ensure that 
the power savings options are maximized while 
the performance degradation and delay are kept 
within acceptable limits.  
The simpler policies do it heuristically, while 
complex ones guarantee optimality for stationary 
workloads. The authors have proposed a control 
mechanism, where the algorithm selects the best 
suited dynamic power management policy from 
amongst a given set. So, given an idle period, the 
controller needs to ensure that a DPM policy is 
selected from amongst, (i) fixed, or (ii) 
exponential predictive, or, (iii) stochastic 
policies.  
The set of experts is referred to as the working 
set, and the selected expert is the 'operational' one 
and rest is dormant for the given workload. The 
algorithm performs machine learning, to select 
the expert with the highest probability of 
performing well, under the given circumstances. 
The algorithm associates and maintains a weight 
vector which associates the experts to their 
weights and a higher weight indicating a better 
performance. 
In 0 the author has proposed an energy delay 
product for energy efficient design. The energy 
delay product is to be optimized by fixing one 
and minimizing the other. In his paper, two 
approaches are recommended - (i) Observing the 
energy conservation constraint, and fixing the 
schedule length, which has got applications in 
multiprocessor systems, where energy 
conservation is an important concern, (ii) with 
schedule length (delay) as a constraint 
minimizing the energy consumption, which has 
got applications in real time systems, where 
timing plays a critical role.  
The system partitioning, power supplying and 
the schedule length has to be divided as three 
separate tasks that needs to be dealt with 
separately. The problem can be formulated as; 
given a set of n tasks, t1, t2, … tn with the delay 
requirements as d1, d2, d3, ... dn the task is to find 
the power supplies p1, p2, p3, … pm in a m 
processor multitasking environment such that, the 
energy consumption is minimized. The same 
needs to be done under the constraint that the 
cumulative delay requirements do not exceed, T.  
Singh et al. 0 have considered how the 
architecture of the internet can be modified to 
ensure energy efficiency. The basic principle is, 
when some of the components are idle the 
hardware can be clocked slower or some of the 
components can be switched off (ex- network 
interface card). At the network level, some of the 
routes can be re-modified, or aggregated, during 
the periods of low activity to ensure that only the 
busy routes are operational and the idle routes are 
put to sleep modes, in order to ensure power 
conservations. At the internet topology level, 
route adaptation can ensure that during periods of 
activity and inactivity, and based on the load, 
some or more of the components in a cluster can 
be put to sleep, based on more route selection 
options. 
3. Evaluation Methodology 
As part of the simulation, packets are 
generated from the source node, of fixed size, 
and random exponentially varying inter-arrival 
times. The random nature of the inter-arrival 
times are generated via discrete event C++ 
simulation, and the events stored in the form of 
an array. The number of packets is varied for 
generating different plots as shown in the graphs 
below. Based on the arrival pattern of the 
incoming traffic, an estimate is done of the next 
inter-arrival duration using exponential 
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smoothing forecasting method, which smoothens 
the predicted duration as per the current arrival 
and past history. It uses a fixed weight factor also 
called as smoothing constant.  
Based on the current prediction, the algorithm 
decides, whether it is feasible to put the system 
under consideration into low power or sleep 
states. If the decision status is positive, the 
algorithm compares the forecasted duration of the 
sleep time with the prioritized traffic, maximum 
allowable delay.  
 
Source Traffic 
Generator
Packets arrive at the system 
to be processed/forwarded
Exponential Smoothing 
Average – to estimate the 
value of the next inter-
arrival time
Is sleep mode 
profitable?
Estimate the duration of 
the sleep period
NO
Wait for next 
packet train 
YES
Check the Next inter-
arrival period
System stays 
active
System goes to 
sleep mode
Check the priority field 
and the limiting value 
of the priority time 
Predicted sleep time 
greater than next inter-
arrival time
Predicted sleep time 
greater than allowable 
priority time
Predicted sleep time 
greater than allowable 
priority time
YESNO
Sleep Duration = 
Priority time – 
transition time. 
YES
Sleep Duration = 
Forecasted duration 
– Transition time.
Sleep Duration = 
Next Inter-arrival – 
transition time. 
NO NO
Fig 1.  Algorithm decision flow 
 
The priority tag is corresponding to an 
individual flow and puts a limiting value on the 
duration of the sleep time for every processed 
packet. If the estimated value of the sleep 
duration falls below the maximum allowable 
delay, then the system sleeps for the forecasted 
duration of time, keeping the transition time into 
consideration. When the estimated sleep duration 
exceeds the prioritized maximum allowable 
delay, then the sleep time is reduced to the 
limiting value of delay, keeping transition time 
into account. In case of a non-profitable value of 
the sleep duration, the system continues to 
operate in the active region without any transition 
to low power states.  
The dynamic power scaling approach 
presented in this paper is shown in Fig. 1. 
3.1 Exponential Smoothing Average 
An exponential smoothing average is used to 
forecast the next inter-arrival time duration. The 
forecast value is computed from the current 
actual value of the inter-arrival time and the 
previous forecast value as shown in (1). 
 
Ft+1 = (Actual Value*α) + (1–α)*(Previous 
forecast) (1) 
 
Where, α is the exponential smoothing weight 
and has a value 0 < α < 1. For the simulation 
model presented in this paper, the value of α was 
set to 0.125. The choice of α was based on 0. 
3.2 Transition Period Calculation 
In order to be able to save power by putting the 
system into sleep mode, it is important to ensure 
that the sum of the power consumption during the 
sleep state and the transition (low – high) is less 
than the equivalent power consumed if the 
system were to remain in the active state as 
shown in (2). 
 
((Sth - )*Es + *Ew) < Sth*Ei (2) 
 
Where, Sth is the threshold period for the 
decision to move to sleep mode.  is the 
transition time taken to move from the sleep 
mode to the active state. Es, Ew, Ei are the 
system power consumption during the sleep, 
transition and active states respectively.  
So, (2) results in the inequality shown in (3). 
 
    
 (  -  )
(  -  )
Sth    (Ew – Es)(Ei – Es) 
 (3) 
3.3 Energy Consumption Equations 
The total power consumed is the sum of the 
power consumed during the sleep state and the 
state transitions as shown in (4). 
 
Esleep = EsTs + Ei(T – NTp – Ns - Ts) + NsEw
 (4) 
 
The values of Ns and Ts are calculated from the 
algorithm. Other values as Es, Ew, Ei,  and T are 
system inputs. The total power consumed during 
the active states is the sum of the power 
consumed in the active state and the cumulative 
power needed to transmit all of the packets. 
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Eactive  = Ei (T – NTp) + NEpTp  (5) 
 
The parameters used for the purposes of 
simulation are; Ei (active state power) = 1W, Ep 
(power for processing a packet) = 2W, Ew (power 
during transit - low to high) = 2W, and Es (sleep 
state power) = 0.1W. During the simulations the 
packet processing time Tp was set to 0.00012s 
(1500 MB packet at a 100 Mbps interface, time 
for processing a packet is 0.00012s (1500 * 8 / 
(100 * 10^6)). 
4. Results and Discussion 
Fig. 2 shows the Energy consumption values 
with varying number of packets processed. The 
simulation was carried out by increasing the 
number of packets processed (and hence inter-
arrivals) from 25 to 40, by steps of 1. The 
resultant power saving was also observed to 
increase with the increase in the number of 
packets processed. The Total energy 
consumption in the active state with 25 packets 
processed was 2.2001 W and in the sleep state 
was found to be 2.11611. The effective power 
savings was 0.084. The total energy consumption 
during the active state, with 40 packets processed 
was found to be 3.05091, and the corresponding 
energy consumption with the sleep modes is 
2.91441. The difference between the same and 
hence the effective power savings was 0.1365W.  
 
 
Fig 2.  Power consumption v/s no. of packets processed.  
 
Hence the energy difference was observed to 
increase from 0.084 to 0.1365 with the number of 
packets processed increasing from 25 to 40. The 
rise in the power savings can be attributed to the 
fact that, with the growth in the inter-arrival there 
is also a rise in the frequency of sleep or active 
states. So, with the increase in the number of 
sleep states, with each of these inter-arrivals, the 
aggregated duration of sleep time also increases, 
and hence these is an increase in the energy 
savings as per the simulation results. 
Fig. 3 displays the simulation results of the 
varying mean which is required for generating 
the exponential random inter-arrival periods, 
versus the calculated power consumption in the 
active and sleep states.  
The energy consumption within the active and 
the sleep states are both found to be on the rise, 
with the increase of the mean value, with an 
almost constant difference. The mean values 
were varied from 0.025 till 0.095 with a step 
increase of 0.005. The energy consumed with the 
mean value of 0.025 was found to be 1.69922 W 
in the active state and the corresponding valuw in 
the sleep state was found to be 1.58975. The 
effective energy savings for the same was 
calculated to be 0.10947. The highest value of the 
mean was 0.095, in the simulation parameters 
and the correspongin energy consumption values 
in the active and sleep states was found to be 
4.90602 and 4.76952, which calculates to an 
energy differential of 0.1365.  
 
 
Fig 3.  Power consumption v/s mean inter-arrival time.  
 
Variations are observed within the active and 
sleep states, as seen in the graph. While there is a 
peak of the power consumption values (in both 
states) for a mean value of 0.075, the same 
undergoes a drop and increase again, with the 
changing values of the mean value for inter-
arrival. The same is attributed to the fact that, 
while a rise in inter-arrival mean could imply 
increased number of the sleep and active states, 
however with the limiting value of the priority 
time, set to 0.025s (or 25 ms), there is a cap on 
the duration for which the device can be 
operational within the sleep and active states. 
And so, based on the random value of the actual 
and forecasted inter-arrival period and the 
limiting value of the priority time, the power 
consumption within the active and sleep states is 
found to be varying. 
Fig. 4 shows the power consumed during the 
active and sleep modes with a varying number of 
packets processed. As the number of packets 
processed increases, the energy consumed in both 
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the active and sleep modes increases.  
For the simulations the number of packets 
processed was varied from 30 to 50 incrementing 
by steps of 2. In 60% of the cases, the power 
consumed in the sleep mode was found to be less 
and hence resulting in power savings. In some 
circumstances the power consumed in the sleep 
mode exceeded the power consumed during the 
active mode, due to the increase in the number of 
transitions as the number of packets processed 
was increased. The power consumed in the active 
mode was found to be 3.01982W, for 30 packets, 
and increased to 3.78159W for 48 packets 
processed. The value of the power consumed 
during the sleep mode was found to be 2.88647W 
for 30 packets processed and increased to 
3.86232W for 48 packets processed. 
Fig. 4 displays, the graphs plotted for the 
varying priority time versus the power 
consumption values in the active and the sleep 
states. The priority time is the limiting value of 
the duration of the sleep time, or the time period 
for which the system can be put into power 
saving mode. The priority time was varied from 
0.025 s (25 ms) till 0.095 s in incremental steps 
of 0.005.  
The total power consumption as calculated in 
the simulation during the active state for a 
priority time of 0.025 was found to be 3.05091 W 
and the corresponding value of power 
consumption in the sleep state was found to be 
2.91441 W. The difference and the effective 
energy savings was observed to be 0.1365 W. 
The highest value of the priority time used within 
our simulation is 0.095 s (95 ms) and the values 
power consumption within the active and sleep 
modes are found to be 2.32896 W and 1.49674 
W respectively. The maximum value of the 
active state energy was observed for a priority 
time of 0.075 s. The lowest value of the power 
consumption in the sleep states was observed to 
be 1.36807 W for a limiting value of the priority 
time at 0.080 s. 
 
 
Fig 4.  Power consumption v/s priority allowable time.  
 
Beyond the priority time of 0.055 S, the power 
consumption values for the sleep states are found 
to be normalizing across 1.5 W, with a maximum 
value of 1.69008 W and an observed minimum 
value of 1.36807 W. The maximum energy 
savings was found to be 1.7395 for a priority 
limiting value of 0.075 s. 
5. Conclusion 
This paper presents analysis of energy efficient 
characteristics in an Ethernet access network. 
Simulations have been carried out with given 
input parameters (as specified) and results 
display a distinct advantage towards power 
saving modes of operation, under low load 
conditions, with fixed quality of service delay 
constraints. The quality of service factor 
indicates a maximum allowable delay per 
processed packet. Statistics have been collected 
for various values of maximum allowable delay 
as per the priority tag. Graphs have been plotted 
based on event driven simulation for the same. 
As part of future research, we plan to include 
buffer as the additional parameter for effective 
power savings. The inclusion of buffer will 
enable the differential rates of arrival and service 
rates to be exploited on a case by case basis and 
allow additional power savings modes to be 
introduced. The segregation of the power saving 
modes based on selective component operations 
(on/off states) will provide an extra dimension in 
design of network architecture.  
References 
[1] C. H. Hwang and A. C. H. Wu, "A predictive system 
shutdown method for energy saving of event-driven 
computation," ACM Transactions on Design 
Automation of Electronic Systems (TODAES), vol. 5, pp. 
226-241, 2000. 
[2] S. Evans and J. Millen, "ICT's Role in the Low Carbon 
Economy," Australia Information Industry Association, 
Australia, September 2010. 
[3] M. Webb, "Smart 2020: Enabling the low carbon 
economy in the information age," The Climate Group 
London, 2008. 
[4] F. Yao, A. Demers, S. Shenker, “A scheduling model for 
reduced CPU energy”, IEEE, 1995, 374-382.  
[5] S. Irani, S. Shukla, R. Gupta, “Algorithms for power 
savings”, Society for Industrial and Applied 
Mathematics, 2003, 37-46. 
[6] M. Gupta, S. Grover, S. Singh, “A feasibility study for 
power management in LAN switches”, IEEE, 2004, 361-
371. 
[7] M. Gupta and S. Singh, "Greening of the Internet," 2003, 
pp. 19-26. 
[8] M. Gupta, S. Singh,” Dynamic ethernet link shutdown for 
energy conservation on ethernet links”, IEEE, 2007, 
6156-6161. 
[9] K. Christensen, et al., "IEEE 802.3 az: the road to energy 
efficient ethernet," Communications Magazine, IEEE, 
vol. 48, pp. 50-56, 2010 
1
1.5
2
2.5
3
3.5
0.02 0.07 0.12
P
o
w
er
 in
 A
ct
iv
e 
an
d
 
Sl
ee
p
 m
o
d
es
  
priority time -  
Po…
Po…
  105 
[10] C. Gunaratne, et al., "Reducing the energy consumption 
of Ethernet with adaptive link rate (ALR)," Computers, 
IEEE Transactions on, vol. 57, pp. 448-461, 2008. 
[11] IEEE P802.3 az, "Energy Efficient Ethernet Task 
Force", 2010; http://grouper.ieee.org/groups/802/3/az/ 
[12] M. B. Srivastava, A.P. Chandrakasan, R.W. Brodersen, 
"Predictive system shutdown and other architectural 
techniques for energy efficient programmable 
computation," Very Large Scale Integration (VLSI) 
Systems, IEEE Transactions on, vol. 4, pp. 42-55, 1996. 
[13] D. Ramanathan and R. Gupta, "System level online 
power management algorithms," IEEE, 2000, pp. 606-
611. 
[14] L. Cai, Y.H. Lu,” Dynamic power management using 
data buffers”, IEEE Computer Society, 2004, 10526. 
[15] S. Ricciardi, et al., "Towards an energy-aware Internet: 
modeling a cross-layer optimization approach," 
Telecommunication Systems, pp. 1-22, 2011. 
[16] G. Dhiman, T.S. Rosing, “Dynamic power management 
using machine learning”, ACM, 2006, 747-754. 
[17] K. Li, "Energy efficient scheduling of parallel tasks on 
multiprocessor computers," J Supercompu Mar.(2010, 
online first). doi, vol. 1007, 2010. 
  106 
Appendix B 
Access Network Energy Efficient Dynamic 
Power Scaling 
 Rakesh Kumar Pradhan Mark A Gregory 
 RMIT University RMIT University 
 S3300402@student.rmit.edu.au mark.gregory@rmit.edu.au 
 
Abstract— Energy consumption of the internet is 
high, and increases as the internet expands. It is 
estimated that the global CO2 emissions due to ICT 
equipment is 2% worldwide and is expected to 
double to 4% by 2020 due to the massive growth of 
internet enabled technology. Hence energy savings 
in the ICT sector has been gaining considerable 
attention. Although energy consumption has been 
rising, the data networks in the access networks 
remain under-utilized. Hence there is opportunity 
for energy savings by scaling the power 
consumption based on the utilization of the 
available infrastructure. This paper proposes an 
approach that should improve energy efficiency of 
ICT systems in access networks. Pre-computed and 
coordinated implementation of a low power or sleep 
mode can lead to considerable energy savings. The 
power consumed by a network interface is lower 
when compared to the fully active state; however it 
needs to be profitable enough to offset the spike of 
energy drawn during the transition from low power 
to high power states. Simulation studies presented 
in this paper demonstrate the feasibility of dynamic 
power scaling and an improvement in effective 
energy savings. 
 
Index Terms— Dynamic Power Scaling, Access 
Networks, Exponential Smoothing, Active and Idle 
State  
1. INTRODUCTION 
Growth of the power consumption in the ICT 
sector has been on a rise and hence a cause of 
concern worldwide. In Australia, the net 
electricity consumed by the ICT sector is 7% of 
the total electricity generated, and is responsible 
for 2.7% of the total carbon footprint 0. Power 
consumption is expected to grow annually at a 
rate of 6% globally 0. Hence energy conservation 
in the ICT sector has economic and 
environmental benefits. Studies have suggested 
that network utilization in the access networks is 
low [4]. Studies done at Lawrence Berkley 
National Laboratory Research enterprise network 
suggest that the utilization of the network is 3 to 
4 orders of magnitude less than its capacity [4]. 
Dynamic power scaling is an approach that 
introduces a system capability to consume only 
as much power as is required to complete an 
operation.  
In previous work Singh et al. 0 have discussed 
energy efficiency in wireline networks and 
developed algorithms for traffic prediction to put 
the links and devices into low power mode. The 
idea is to maintain packet inter-arrival times and 
determine the length for which the interface can 
be put to sleep. The research by Christensen et al. 
0 has led to the IEEE 802.3az Energy Efficient 
Ethernet standard. Considering that most links 
are under-utilized the adaptive link rate (ALR) 
approach puts the link into sleep states based on 
the link utilization. Low Power Idle states (LPI) 0 
as proposed by Intel is the current IEEE 802.3 az 
Ethernet standard which wakes up a 1 Gbps link 
in less than 3 µs. 
Hwang & Hu 0 have used the predictive 
system shutdown method as used in CPU 
scheduling (exponential average). Their strategy 
is backed up by pre-wakeup and correction of 
prediction miss, to schedule the running and 
sleep states, in order to avoid unnecessary power 
consumption and delays.  
In 0 the authors have given architectural 
insights to improve the energy efficiency for 
wireless terminals. The power consumed by a 
CMOS circuit is directly proportional to the 
frequency (f) and voltage (V), which in turn is 
proportional to the frequency of operation. Their 
method is based on „regression analysis‟ and 
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have conducted their studies based on the sample 
traces obtained from the „on-off‟ behaviour of a 
test device.  
Ramanathan and Gupta 0 have proposed the 
use of „competitive analysis‟ as a method to 
analyse the power management issue. In 
competitive analysis, an online algorithm, which 
has no knowledge of future events is compared 
with an optimal offline algorithm, which has full 
knowledge of the past and future and hence can 
operate efficiently. The idea is to reduce the 
competitive ratio, r, given the inequality, Cc(σ) ≤ 
r.Copt(σ) , where , Cc(σ) is the power consumed 
by the online algorithm and Copt(σ) denotes the 
power consumed by an optimal offline algorithm.  
Cai and Lu 0 have proposed the method of 
introducing a buffer between three 
communicating components to save power. For a 
given arrival and departure rate, the power 
conservation mechanism works on shutting down 
the receiver components while the data is 
accumulating in the buffer. They have 
determined the expressions for the length of the 
buffer and the duration for which the buffers can 
be introduced to enable power savings. And prior 
to the buffer overflow, the receiver is turned on 
in order to process all the requests accumulated at 
the buffer.  
Dhiman et al. [15] have proposed the use of a 
novel online learning algorithm which does an 
accurate characterization and selection, for the 
dynamic power management and voltage scaling. 
The selection is done amongst a set of experts, 
which has the best chance to perform well based 
on the characterization of the current workload. 
The parameters taken into account are energy 
savings, delay and user specified performance 
trade off. A weight factor is maintained which 
reflects the performance of the expert.  
In this paper a dynamic power scaling 
approach presented that highlights the feasibility 
of power saving options in access networks. The 
system under consideration can be a network 
interface card, or any equipment which operates 
under various traffic loads within a given 
network. Two operating modes are defined: 
active and sleep states. In the active state, the 
system remains powered on continuously and 
waits for incoming or outgoing packets at its 
interface to process. In the sleep state, the system 
takes a calculated decision of transitioning to low 
power or the sleep state for a set time duration, in 
order to save energy, before activating to process 
incoming or outgoing requests. However, there is 
a power consumption spike as a result of the 
transition from the low power state to the high 
power state. In order to be able to offset the 
power cost the frequency and the duration of the 
power saving states needs to be coordinated. In 
this paper, a simulation model is presented 
highlighting the process of determining the 
mechanism for dynamically changing the system 
power state between the active state and the low 
power or sleep state. 
2. Evaluation Methodology 
Dynamic power management has important 
economic and environmental outcomes and 
current research has focused on improving the 
implementation of dynamic power management 
schemes 0. Any system in order to be able to 
conserve power must address these questions:  
(i) Is it feasible to put the system into low power 
or sleep mode.  
(ii) If so, how frequently and for how long can 
the system into low power or sleep states in order 
to ensure a profitable outcome?  
(iii) Under what conditions do we bring the 
system back to the active state?  
Changing the power state introduces functional 
delay that reduces power savings. When the 
system is lightly loaded there is a tradeoff 
between what the time ratio between states 
should be. This paper presents a trace generated 
simulation model for exploring power saving 
opportunities.  
A series of inter-arrival periods equal to the 
total number of packets to be processed is the 
input to the algorithm. The decision to put the 
system into sleep mode or not is based on the 
forecasted value of the next inter-arrival time. 
The forecast is done based on an exponential 
smoothing average, which takes into 
consideration the current inter-arrival time and 
the previous forecast value. The forecasted value 
is compared with the threshold value, and the 
system gets into a sleep mode, when the 
forecasted value is greater than the calculated 
threshold value. For the period when the 
forecasted value is less than the threshold value, 
the system continues to be in the active state. 
The dynamic power scaling approach 
presented in this paper is shown in Fig. 1. When 
the decision is taken to put the system into sleep 
mode, the value of the next inter-arrival time is 
checked. The system needs to be woken up ahead 
of the estimated value, if the estimated sleep time 
is greater than the next inter-arrival time, i.e. the 
system needs to wake up at the packet arrival, 
and reduce the duration of estimated/forecasted 
sleep time. When the estimated sleep time is less 
than the next inter-arrival time, the system 
continues to operate normally, and activates after 
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the sleep time completes. Therefore the total time 
spent in sleep mode = sleep time – transition 
time. The transition time is the time required to 
transit from the sleep state to the active state.  
 
 
Source Traffic 
Generator
Packets arrive at the system 
to be processed/forwarded
Exponential Smoothing 
Average – to estimate the 
value of the next inter-
arrival time
Is sleep mode 
profitable?
Estimate the duration 
of the sleep period
NO
Wait for next 
packet train 
YES
Check the Next inter-
arrival period
Is the next arrival 
prior to the 
estimated value
Sleep Time = Estimated 
Time – processing time
System stays 
active
System goes to 
sleep mode
YESSystem goes to 
sleep for the 
estimated duration
NO
Fig 1.  Algorithm decision flow 
 
2.1 Exponential Smoothing Average 
An exponential smoothing average is used to 
forecast the next inter-arrival time duration. The 
forecast value is computed from the current 
actual value of the inter-arrival time and the 
previous forecast value as shown in (1). 
 
 
Ft+1 = (Actual Value*α)+(1–α)*(Previous 
forecast) (1) 
 
Where, α is the exponential smoothing weight 
and has a value 0 < α < 1. For the simulation 
model presented in this paper, the value of α was 
set to 0.125. The choice of α was based on 0.  
2.2 Transitional Period Calculation 
In order to be able to save power by putting the 
system into sleep mode, it is important to ensure 
that the sum of the power consumption during the 
sleep state and the transition (low – high) is less 
than the equivalent power consumed if the 
system were to remain in the active state as 
shown in (2). 
 
((Sth - )*Es + *Ew ) <  Sth*Ei (2) 
 
Where, Sth is the threshold period for the 
decision to move to sleep mode.  is the 
transition time taken to move from the sleep 
mode to the active state. Es, Ew, Ei are the 
system power consumption during the sleep, 
transition and active states respectively.  
So, (2) results in the inequality shown in (3). 
 
    
 (  -  )
(  -  )
Sth    (Ew – Es)/(Ei – Es)  (3) 
 
During the simulation the transition time was 
varied between 0.001s to 0.3s in steps of 0.001s, 
and hence the threshold period was computed 
during each simulation.  
2.3 Energy Consumption Equations 
The total power consumed is the sum of the 
power consumed during the sleep state and the 
state transitions as shown in (4). 
 
Esleep = EsTs + Ei(T – NTp – Ns - Ts) + NsEw
 (4) 
 
The values of Ns and Ts are calculated from the 
algorithm. Other values as Es, Ew, Ei,  and T are 
system inputs. The total power consumed during 
the active states is the sum of the power 
consumed in the active state and the cumulative 
power needed to transmit all of the packets. 
 
Eactive  = Ei (T – NTp) + NEpTp  (5) 
 
During the simulation the number of packets 
processed was varied from 30 to 50 as shown in 
Fig. 3, resulting in a related active power 
consumption variation.  
3. Dynamic Power Scaling Algorithm 
Algorithm – System to toggle between active and 
sleep states.  
Requires: value for N, Ei, Ew, Ep, T, , Tp, 
µ(mean). Sth (calculated). Tgap 
Calculates: value for Ns (no of times of sleep), Ts 
(sleep duration).  
1. Begin loop  
i) Vary Ts/µ/N.  
2. System checks the value of the next 
inter-arrival period (Tgap). 
3. Tguess (exponential smoothing 
algorithm).  
(needs Tgap and Tprev_forecast).  
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4. If (Tguess > Sth ) Go to Step 4. 
5. Else 
i) Go to step1 (check for the next 
inter-arrival) 
ii) System stays in active state for this 
duration.  
6. System enters sleep state. Increment Ns 
(sleep counter).  
Check value of next inter-arrival period. 
(Tnext_interarrival) 
7. If (Tguess > Tnext_interarrival)  
i) Tsleep = Tguess – (transit time to 
wake up).  
Proceed to step 1.  
8. Else  
ii) Tsleep = Tnext_interarrival – .  
Proceed to step 1.  
9. End of loop.  
10. Eactive (total power consumed in active 
mode). 
11. Esleep (total power consumed in sleep 
mode).  
12. Eeffective_savings = Eactive – Esleep.  
 
TABLE I.  CONFIGURATION DETAILS 
Ei (active state power) 1 W 
Ep (power for processing a packet) 2 W 
Ew (power during transit - low to 
high) 2 W 
Es (sleep state power) 0.1 W 
Tp (time for processing a packet) 0.00012 
 
During the simulations the packet processing 
time Tp was set to 0.00012s (1500 MB packet at 
a 100 Mbps interface, time for processing a 
packet is 0.00012s (1500 * 8 / (100 * 10^6)).  
4. Results and Discussion 
Fig. 2 shows a plot of the total power 
consumed in the active and sleep modes. In the 
active mode, the system or the network interface 
stays awake for the entire duration. The power 
consumed is the sum of the power consumed as 
part of the (i) system staying in the active mode 
and (ii) power consumed processing packets.  
 
Fig 2. Power consumption v/s time to process a packet. 
 
The sleep mode power consumption was 
observed as 1.44875W for a transition time of 
0.001s and increasing linearly to 2.88647W for a 
transition time of 0.03s. The power consumed for 
active mode remained constant, and the value is 
the sum of the power consumed in the active 
mode and the sum of the power consumed 
processing packets, as shown in Fig. 3. 
The net power savings, which is the difference 
in the power consumed during the active and the 
sleep modes, decreases with the increase of the 
transition time. Since the power consumption of 
the sleep mode increases with the increase in the 
transition time, the net difference decreases. The 
value of the net power saving was observed to be 
1.57107W for a transit time of 0.001s, and 
0.13335W for a transit time of 0.03s.  
  
 
 
Fig 3.  Power saving (active – sleep) v/s time to process a 
packet.  
 
Fig. 4 shows the power consumed during the 
active and sleep modes with a varying number of 
packets processed. As the number of packets 
processed increases, the energy consumed in both 
the active and sleep modes increases.  
For the simulations the number of packets 
processed was varied from 30 to 50 incrementing 
by steps of 2. In 60% of the cases, the power 
consumed in the sleep mode was found to be less 
and hence resulting in power savings. In some 
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circumstances the power consumed in the sleep 
mode exceeded the power consumed during the 
active mode, due to the increase in the number of 
transitions as the number of packets processed 
was increased. The power consumed in the active 
mode was found to be 3.01982W, for 30 packets, 
and increased to 3.78159W for 48 packets 
processed.  
The value of the power consumed during the 
sleep mode was found to be 2.88647W for 30 
packets processed and increased to 3.86232W for 
48 packets processed. 
 
 
Fig 4.  Power v/s No. of packets processed.  
 
Fig. 5 shows the power consumption values for 
varying packet inter-arrival times. The mean 
value for the inter-arrival times was varied from 
0.045s to 0.095s with increments of 0.005s.  
The total number of packet processing requests 
was varied from 30 to 50. The energy 
consumption increases with the increase in the 
mean value, since the system has to be operating 
for a longer time duration to process the same 
number of packet processing requests, in both the 
active and the sleep modes.  
 
 
Fig 5.  Power v/s mean value (for exponential inter-arrival) N 
= 30.   
 
The power consumption during the active 
mode increased from 2.47207W (mean value of 
0.045) to 4.25084W (mean value of 0.095). The 
corresponding power consumption values for the 
sleep mode were 2.57162W (mean value of 
0.045) and gradually increasing to 3.03515W 
(mean value of 0.095). The total power savings at 
this range was 1.21569W (Pactive - Psleep).  
Similarly, the net power consumption during 
the active mode for 40 packets processed was 
3.05091W (increased by a value of 0.57884W 
from the value observed for 30 packets 
processed) as shown in Fig. 6. The power 
consumption increases to 6.91484W with the 
mean value of 0.095. The equivalent power 
consumption values for sleep mode are 
3.28945W (for a mean value of 0.045) and 
4.57328W (mean value of 0.095). The effective 
power saving found was 2.34156W. 
 
 
Fig 6.  Power v/s Mean value (for exponential inter-arrival) N 
= 40.  
5. Conclusion 
Along with the growth of the ICT sector, there 
is also an increase in the power consumption of 
the network devices. Hence, the topic of energy 
efficient systems and algorithms has gained 
importance.  
In this paper, we have shown the feasibility of 
dynamic power scaling algorithm with two states 
of operation: active and sleep modes. And results 
display considerable power saving opportunities.  
In the future, the research will be extended to 
include the quality of service parameters such as 
end to end delay, latency and jitter. The research 
will also explore the possibility of multiple 
intermediary states, which selectively puts some 
of the components of the system into low power 
mode. 
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Abstract— The growth of internet traffic coupled 
with the socio-economic factors of a knowledge-based 
economy, asks for leveraging the network 
infrastructure in a manner, that would be able to 
meet current and future demands. It is to be assumed 
that the only future proof technology that will be able 
to cater to the explosive growth of broadband 
infrastructure in the upcoming interactive 
multimedia services is fiber to the home. Further 
generations of passive optical networks will be 
available in the future which will be geared towards 
better quality of service, lower cost and newer 
services in the same way as happened in the xDSL 
era. The main focus of this paper and simulations is to 
create a customer premise passive optical based 
network with a client server operating mode, and to 
compare the quality of service parameters utilizing 
some of the well known scheduling algorithms. For 
the ethernet delay and traffic received characteristics, 
the Deficit Weighted Round Robin Scheduling 
algorithm was found to display better performance 
compared to Weighted Round Robin and First in 
First Out.  
 
Index Terms— Weighted priority queuing, deficit 
weighted round robin, first in first out, passive optical 
networks.  
1. Introduction 
More than 8 million homes are already 
connected in the exponential growth of fiber to the 
home (FTTH) concept which is already becoming a 
mature concept in many part of the world [1]. 
Broadband access networks have been developed to 
meet the increasing bandwidth usage and the 
number of internet users. The point to multi point 
passive optical networks is being deployed 
currently in Asia and USA after the point to point 
technology. In this connection Passive Optical 
network (PON) within the last mile are found to be 
cost effective since all the elements within this 
network are passive. A PON is a point to multi 
point subscriber access technology in a logical tree 
topology. Optical line terminal (OLT) is the 
terminal equipment which resides at the service 
provider's facility. The OLT is connected to the 
passive optical splitter using an optical trunk fiber, 
which is again connected to multiple optical 
network units (ONUs) through the medium of 
optical drop fibers.  
There are different FTTx architectures, where x 
represents home, business, building, curb, etc, 
based on where the ONUs resides. The distances 
covered are within the range of 10-20 km. In the 
legacy PON, two wavelength channels are 
deployed, one upstream (from the ONUs to the 
OLT shared in time domain) and one downstream 
(from the OLTs to the ONUs). The advantages of 
PON technologies also include that the same fiber 
technology can support different data transmission 
technologies, as ethernet. 
2. Queue Scheduling Disciplines 
The issues faced in the networks today are 
mostly due to the shared resources in terms of the 
buffer memory, output ports and bandwidth, to the 
competing users, applications and service classes. 
There are many queue scheduling algorithms which 
attempt to allocate the available output bandwidth 
to each service based on the fairness, priority class, 
and complexity. In the case of our simulation, we 
have compared three such queue scheduling 
disciplines, which are known as the deficit 
weighted round robin, the first in first out, and 
weighted fair queuing. Congestion in the network is 
due to the inability of the scheduler to process the 
packets faster than their arrival rates. Congestion 
avoidance is essential in a network in order to 
ensure low end to end delay, and improve the 
performance throughput. In case of filled up buffer 
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memory due to the packets lined up, eventually 
packets have to be dropped. A queuing discipline 
should ensure fair distribution of the available 
bandwidth to the arriving packets. At the same time 
it should ensure that that different service classes 
are serviced in accordance to their relative 
priorities. In some cases a particular service class 
may demand a larger share of the bandwidth. The 
scheduling algorithms take a combination of these 
into consideration for their allocations. 
2.1 First In First Out Queuing 
First in first out queue scheduling algorithm, also 
called as first come first serve algorithm and is the 
most basic form of queue scheduling where each 
arriving packet is serviced in the order in which 
they arrive at the scheduler [2]. This is regardless 
of the content of the packet and nature of service.  
However, there are limitations of the FIFO 
queuing: (i) In case of congestion in a FIFO queue, 
delay, jitter and packet loss is experienced for all 
the customers, since the mean is distributed; and 
(ii) a single FIFO queuing scheme consider all the 
packets arriving at the buffer equally and hence 
there is no distinction based on the service 
requirement, or the priority of the packets. 
2.2 Weighted Fair Queuing 
Weighted fair queuing assigns weights to the 
flows which provide them a proportionate share of 
the output bandwidth. It is based on the 
approximated sharing of the output bandwidth 
based on the variable length packets, which are 
arriving at the queue scheduler, as in the case of a 
generalized processor sharing (GPS). A GPS 
scheduler, services the packets in a bit by bit, round 
robin fashion. The finish time of the packet flows 
are calculated first and the queues are serviced 
based on the increasing order of the finish tag of 
the packet flows.  
This is implementable in a simulator and only in 
software, rather than in hardware and hence poses a 
limitation on it's applicability to low speed 
interfaces than high speed routers. The 
computational complexity of WFQ needs the 
maintenance of per service class state and iterative 
scans of each packet arrival and deparature. It may 
not be worthwhile to increase the computational 
complexity to per packet level, at high speed 
interfaces if we consider the other simple queue 
implementations. 
2.3 Deficit Weighted Round Robin 
In DWRR each queue is configured with a 
number of parameters. (a) A weight that defines the 
percentage of the output port bandwidth allocated 
to the queue. (b) A deficit counter to specify the 
total number of bytes that the queue is allowed to 
transmit when visited by the scheduler. A deficit 
counter allows the queues that were not permitted 
to transmit in the previous round to transmit in the 
current round [3]. (c) A quantum of service that is 
proportional to the weight of the queue and is 
expressed in terms of the bytes. The deficit counter 
for a queue is incremented by the quantum each 
time the queue is visited by the scheduler. 
3. Simulation and Analysis 
 
Fig 1.  Simulation set up in Opnet modeler. 
 
The simulation scenario was set up in the Opnet 
modeller 16.0, and comprised of six servers 
configured to run Voice over IP (VoIP), Web 
Browsing, E-mail, Database, Video, and FTP 
services. The servers were connected to each other 
and the other users through the medium of Ethernet 
switch, and passive optical splitter [6]. The passive 
optical splitter as shown in Fig.1 is connected to 15 
users in the local area network.  
TABLE I .  CONFIGURATION DETAILS OF VOICE OVER IP. 
Encoder 
Scheme 
Voice 
Frames 
per 
packet 
Type of 
Service 
Traffic 
Mix(%) 
Compression 
Delay 
(seconds) 
G.711 1 Interactive 
Voice (6) 
All 
Discrete 
0.02 
 
Table I. shows the configuration details of the 
Voice over IP. The encoder scheme is G.711. The 
voice frames per packet is 1. The type of service 
field is set to be Interactive voice, the compression 
delay is 0.02 s and the decompression delay is 0.02 
s.  
The type of service (ToS) field can be configured 
with the following priority list; (a) Best Effort, (b) 
Background, (c) Standard, (d) Excellent Effort, (e) 
Streaming Multimedia, (f) Interactive Multimedia, 
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(g) Interactive Voice, (h) Reserved.  
 
 
TABLE II.  CONFIGURATION DETAILS OF WEB BROWSING 
SERVER 
Page 
Interarrival 
Time 
(seconds) 
Page Properties Type of 
Service 
Exponential 
(10) 
Object size 
– (1000). 
objects per 
page –(1) 
Large Image. 
Number of 
objects per 
page – constant 
(7). 
Standard (2) 
 
The configuration details for the web browsing 
are as shown in the Table II. The HTTP 
specification is 1.1. The page inter-arrival time is 
set to exponential growth with an inter-arrival time 
of 10 s. The type of service field is set to standard, 
the page comprises of constant object size of size 
1000 bytes and one object per page, whereas the 
number of large images is constant at seven per 
page.  
 
TABLE III. CONFIGURATION DETAILS OF THE E-MAIL SERVER 
Send 
Interarrival 
Time 
(seconds) 
Receive 
Interarrival 
Time 
(seconds) 
E-mail Size 
(bytes) 
Type of 
Service 
Exponential 
(360) 
Exponential 
(360) 
Constant 
(2000) 
Excellent 
Effort (3) 
 
The configuration details for the E-mail server is 
as shown in the Table III. The email sizes is set to 
constant at 2000 bytes and the send and receive 
inter-arrival times are set to be exponential in 
distribution with a value of 360. The type of service 
is set to excellent effort.  
The configuration for the database server is as 
shown in the Table IV. The transaction size is set to 
be constant size with 512 bytes, and inter-arrival 
time with exponential distribution 12. The type of 
service is set to be background. 
The configuration for the video conferencing is 
as follows, the frame size is 128 X 240 pixels, and 
the frame inter-arrival time is set to 15frames/s. 
The type of service field is set to streaming 
multimedia.  
 
 
TABLE IV. CONFIGURATION DETAILS OF THE DATABASE 
SERVER 
Transaction 
Mix 
(Queries/Total 
trans) 
Transaction 
Interarrival 
Time 
(seconds) 
Transaction 
Size 
(bytes) 
Type of 
Service 
100% Exponential 
(12) 
Constant 
(512) 
Background 
(1) 
 
 
 
TABLE V. CONFIGURATION DETAILS OF THE FTP SERVER 
Command 
Mix 
(Get/Total) 
Inter-Request 
Time (seconds) 
File Size 
(bytes) 
Type of 
Service 
50% Exponential 
(360) 
Constant 
(50000) 
Excellent 
Effort (3) 
 
The FTP server is configured to have the file 
size of 50,000 bytes, and an inter-request time with 
a distribution of exponential (360). The type of 
service field is configured for excellent effort.  
4. Results and Discussion 
 
Fig 2.  Global statistics of Ethernet delay (s).  
 
Ethernet delay statistics has been captured for 
the simulation scenario for 15 users and for the 
scheduling schemes of deficit weighted round robin 
(DWRR), First in first out (FIFO), and weighted 
fair queuing (WFQ) [8]. At the simulation run time 
of 2 min and 25 s, the Ethernet delay for the FIFO 
scheduling algorithm has been observed to the 
highest at a value of 0.52 ms, at the same period, 
the Ethernet delay for a DWRR scheme is observed 
to be 0.46 ms. The maximum Ethernet delay 
observed for a DWRR scheme is 0.48 ms, at the 
simulation time of 2 mins. Whereas the maximum 
Ethernet delay for the WFQ scheme is also 
observed to be 0.48 ms, at the simulation time of 2 
min 45 s.  
The voice application, packet end to end delay 
for all the three scheduling algorithms is observed 
to be close to 60 ms in the simulation. However, 
the maximum delay is observed at different time 
periods within the simulation. For the DWRR, the 
maximum delay was observed at 2 min 35 s into 
the simulation, whereas for the FIFO, the delay was 
observed at 2 min and 55 s into the simulation, and 
for the WFQ, the maximum delay is observed at 2 
min 52 s into the simulation.  
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Fig 3(a).  Voice Application Traffic Received (bytes/s) 
 
 
Fig 3(b).  Client Http Traffic received (bytes/s).  
 
The traffic received characteristics for the voice 
traffic were found be almost constant in the case of 
all the three scenarios, the weighted fair queuing, 
the first in first out, and the deficit round robin 
scheduling, as shown in the Fig. 3(a).  
The client HTTP traffic received characteristics 
(bytes/s) is as shown in Fig. 3(b). The maximum 
traffic received was observed in the case of DWRR 
scenario, 31,000 bytes/s at the simulation run time 
of 2 min and 7 s. The maximum traffic received for 
the FIFO scenario was observed to be 25,000 
bytes/s at the simulation time of 2 min 40 s, and for 
the WFQ was observed to be 19,000 bytes/s at the 
simulation run time of 3 min. 
 
Fig 4.  Video conferencing traffic received (bytes/s).  
 
The video conferencing traffic received 
(bytes/s) is as displayed in the Fig. 4. The FIFO 
scenario was observed to have the maximum 
(95,000 bytes/s) characteristics followed by the 
DWRR scenario (77,000 bytes/s) and both of which 
was observed at the simulation run time of 2 min 
15 s.  
The global statistics of the campus network for 
the FTP server for traffic received is displayed in 
Fig. 5. The DWRR scenario was observed to have 
the maximum traffic received characteristics 
followed by the FIFO, and closely followed by the 
WFQ scenario at different simulation times. The 
DWRR scenario is observed to have the peak FTP 
traffic received characteristics of 28,050 bytes/s at 
the simulation time of 1 min and 50 s, the FIFO 
scenario was observed to have the peak FTP traffic 
received characteristics of 28,000 bytes/s at the 
simulation time of 1 min and 55 s. The WFQ was 
scenario was observed to have the peak traffic 
received characteristics of 27,900 bytes/s at the 
simulation time of 2 min and 45 s.  
 
Fig 5.  Global statistics of FTP server traffic received (bytes/sec) 
 
The global statistics for the FTP server in respect 
to the traffic sent characteristics for the DWRR 
scenario is observed to have the maximum value of 
83,000 bytes/s at the simulation time of 1 min 45 s. 
The FIFO scenario is observed to have a maximum 
traffic sent characteristics of 55,000 bytes/s at the 
simulation time of 1 min 50 s. The DWRR and the 
FIFO scenarios both are observed to have the peak 
traffic received characteristics of 13,500 bytes/s at 
the simulation time of 1 min 50 s.  
4. Conclusion 
This paper presents an overview and comparison 
of the responses obtained from the fiber to the 
home standards. The simulation base model was 
created with web, ftp, e-mail, database, voice over 
IP, video servers and user work stations connected 
to the network across the passive optical splitter. 
Three scenarios were created to compare the 
performance metrics for Deficit Weighted Round 
Robin, First In First Out, and Weighted Fair 
Queuing scheduling algorithms, across the links in 
the network. The results have been analyzed and 
displayed for the Ethernet delay, voice packet end 
to end delay, http traffic received, ftp traffic 
received and email server traffic received. The total 
simulation was run for 180 seconds and it has been 
observed that the scheduling algorithms have 
varied performances for different simulation times 
under the given configuration. In the future the 
research will extend the simulation set up to have 
an increased number of work stations and servers 
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and to evaluate the statistics at the node level and 
for the entire topology.  
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1. Introduction 
The purpose of the analysis presented in this paper is to provide information on a model 
being developed that will be utilised to analyse all optical traffic distribution from a Passive 
Optical Network (PON) access system to the customer premise. Traffic management policies 
are critical to ensure traffic flows meet minimum Quality of Service (QoS) requirements for 
each traffic class. In this paper packet level queuing and scheduling mechanisms are 
analysed. The packet switch is a node at which the packets arrive, become multiplexed 
together, transmitted to another packet switch node and are demultiplexed back to packets for 
the outgoing links. Various QoS parameters utilised include, end to end delay, packet loss 
probabilities, and delay jitter. The end to end delay is the sum of the all the delays that are 
experienced by each system. Jitter is measurement of the variability of the packet delay in 
reference to some maximum value. Packet loss is experienced due to the packets arriving at 
the buffer and the buffer being full. To meet the QoS requirements of multiple services, a 
queuing system must implement these stategies for flow control. 
2. Algorithms 
A. First In First Out Queuing 
 
First In First Out (FIFO) queuing is also known as the First Come First Serve (FCFS) 
queuing methodology. In this scheduling mechanism the packet are served in the order in 
which they arrive and that means the first packet that arrives at the scheduler gets serviced. 
FIFO queuing treats all the packets with the equal manner and it does not provide 
differentiated treatments for the various information bits arriving at the queue. So, it turns 
out to be non-conformant for high priority packets, and seeks service on a higher priority. In 
order to overcome these shortcomings of the FIFO scheduling mechanism, priority queuing 
scheduler was out in place. 
 
B. Priority Queuing 
 
In case of a priority queuing scheduler, various queues are assigned different priorities 
based on the allowable packet loss probabilities. The buffer size and length could be modified 
as per this feature. So, the packets in the high priority queues are served prior to the packets 
in the low priority queues. But with the priority queuing there is a problem of denial of 
service for the packets with lower priorities. And unless all the high priority packets are 
provided the services the low priority packets are deprived of the service, which could lead to 
high overall, delay. An implementation could include a tagging unit where, the different 
packets arriving at the queue can be tagged based on the priorities and urgency of service, 
and be allotted to the corresponding buffer. 
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In Head of Line Priority Queuing a separate buffer is maintained for each priority class, 
Each time the transmission link becomes empty it checks for the packets for transmission 
from the next highest priority class that is empty. The buffer sizes can be assigned differently 
to accommodate the different priority classes based on the feasible packet loss probabilities. 
 
C. Fluid fair flow queuing and packet by packet weighted fair queuing 
 
In the case of fluid flow fair queuing, each of the arriving packets are served in a bit by 
bit fashion. So, if a network bandwidth allows for C bit/s, and there are n flows, then each of 
these flows are given a fair share of the bandwidth C/n bits/sec. There is round trip time, 
which is equivalent to the number of queues requiring service. The round trip time, is a 
function which can be specified as R(t), which is inversely proportional to the number of 
active queues. A packet can exist in a queue till the number of bits and that means for a 
packet of length k bits, would be completely serviced after k trips.  
In the case of weighted fair queuing, if it is assumed that a user flow has a weight of wi 
and weight of all the user flows is W. Then, even in the worst case scenario, the user will 
receive a fraction of the bandwidth i.e., wi/W of the total available bandwidth C. So, a 
minimum long term bandwidth of the share of (wi/W)*C bits/sec is assured for the user flows. 
And as time progresses and other buffers get empty, the user flow share increases 
correspondingly.  
If there are 3 buffers, each buffer gets C/3 , if there are 4 then each buffer gets C/4, if 
there are n buffers, then each buffer gets C/n share of the bandwidth. Each of these buffers 
may have specific requirements of loss probability and based upon that, it might be able to 
handle or accommodate the packets. When the buffers gets empty from time to time, the fair 
share which is C/n (C being the bandwidth and n being the number of buffers), gets increased 
based on the number of empty buffers. One approach is the bit by bit processing from each of 
these buffers in a round robin fashion. 
Poisson‟s distribution for the packet arrival rate is displayed as shown in (1). 
lim
n  
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D. Finish tag calculation in WFQ scheme 
 
Packet of length k bits, would be served in k rounds. Notion of rounds is relative to the 
relative packet completion times. The duration of the rounds is based on the active buffers 
(nactive). When the number of active buffers is large, the duration of a round is also large. 
When the number of active buffer is small, the duration of a round is also small.  
Let R(t) be the number of rounds at time t, i.e the no. of cycles to service n buffers The 
rate of change is given by (2) 
dR(t)/dt =  C⁄nactive     (2) 
where C is the transmission capacity and nactive is the number of active buffers. F(i,k) is 
given in (3). 
          (  
 )             (3) 
where, P(i, k) is the size of the k
th 
packet from the i
th 
flow and  (  
 ) is the time taken to 
reach the k
th
 packet from the i
th
 flow. This is assuming that the packet has arrived in an empty 
buffer. If the packet arrives in a non-empty buffer F(i,k) is given in (4). 
                             (4) 
Where, F(i, k-1) = finish time of the (k-1)
th 
 packet of the i
th 
flow. Combining equations 
(3) and (4) gives (5). 
         a   (  
 )                      (5) 
In case of a weighted fluid fair flow queuing algorithm, the equation becomes (6).  
         a   (  
 )           
      
  
     (6) 
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Where, wi specifies the weight associated with the i
th 
flow. An increase in the weight 
leads to a decrease in the virtual finish time and therefore faster service. A decrease in the 
weight leads to an increase in the virtual finish time and delayed service. The packets are 
arranged in the increasing order of their virtual finish times, and the services are provided 
accordingly. 
3. Simulation and Analysis 
As shown in Fig. 1, the Opnet Modeler v16 [6] simulation scenario includes a FTP client, 
HTTP client, two VoIP application, video server and server configured to respond to both the 
HTTP and the FTP clients. 
 
 
Fig. 1 Simulation scenario 
 
The link between the router has been configured to compare the statistics for FIFO, PQ 
and WFQ queuing disciplines, based on the Type of Service (ToS) field. For the FTP 
application, the ToS field is set to excellent effort, the video application has been set to 
streaming multimedia, the VoIP and HTTP applications to excellent effort. The other 
available options are best effort 0, background 1, standard 2, excellent effort 3, interactive 
multimedia 5, interactive voice 6, and reserved 7, in the increasing order of their priorities. 
 
A. FTP and Video configuration  
 
The FTP file transfer size has been set to as 1 MB and the interarrival time is set to 
(constant) 10 sec. For the video application, the interarrival time is set to as 10 frames/sec, 
and the size is set to as 128x120 pixels. For the HTTP application, the object size is 
(constant) 1000, and the page interarrival time is set to as (exponential) 60. For the video 
server the configuration details are, ToS is streaming multimedia 4. The FTP and Video 
configurations are shown in Fig. 2. 
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Fig. 2 FTP and Video configuration 
 
B. VoIP and HTTP application configuration 
 
The VoIP and HTTP configurations are shown in Fig. 3. 
 
C. Results 
 
For the HTTP and FTP applications the ToS field is set to excellent effort 3. For the VoIP 
application the ToS field is set to interactive voice 6, it is real time and requires guaranteed 
service. In all of the these applications, the queues are serviced based on the ToS field that 
has been set for the priority queuing schedules. 
The various QoS schemes that are available for configuring the links are FIFO, WFQ 
(class based), Priority queuing, Weighted round robin and custom queuing. Three scenarios 
were configured for FIFO, PQ, and WFQ and the simulation scenario run for 20 minutes 
each. The statistics collected are shown in Fig. 6 and 7. The link between the two routers acts 
as the bottleneck node where the QoS schemes are being implemented. 
 
  
Fig. 3 VoIP and HTTP configuration 
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Fig. 4 IP packet drop rate (packets/sec)  
 
 
Fig. 5 Probability density function of IP traffic dropped 
 
The IP traffic dropped is shown in Fig. 4 and the probability density function with the 
number of sample points set to 500 and the smoothing window size set to 3.0 is shown in Fig. 
5. The voice application packet end-to-end delay is shown in Fig. 6.The video application 
packet end-to-end delay and traffic received is shown in Fig. 7.  
  122 
 
Fig. 6 Voice application packet end to end delay (sec) 
 
 
Fig. 7 Video conferencing packet end to end delay (sec) and traffic received (bytes/sec) 
 
4. Conclusion and Future Work 
The paper includes an analysis of several queuing and scheduling algorithms utilising a 
model that is being developed to analyse all optical networks that include a PON access 
network and an optical customer premise network. The Ethernet topology utilises a single 
link between two routers and traffic over the link includes tripple play (video, voice, HTTP) 
and FTP. The connection between the routers was configured to perform utilising queuing 
and scheduling strategies (FIFO, PQ and WFQ). The simulation scenario was developed in 
Opnet Modeller and statistics were collected for the packet drop rate and the end-to-end 
delay. The graphs generated have been displayed and it was observed that the network 
performed better for IP traffic under priority queuing and scheduling and the best packet drop 
features were observed for the WFQ model. The prioritization was done based on the ToS 
field for each of the traffic types. The future includes further developing the model to include 
optical Layer 2 carriage and switching in the nodes representing the interconnection between 
the customer premise and the PON and the PON and the aggregation network. 
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